Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

The group is developing readout electronics for initial use with the prototype test-stand at Fermilab. This work will contribute towards the design and.
JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Sensors Interfacing.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
Olin Student Projects 2008 Keith Gendreau Code 662 NASA/GSFC
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
S. Zuberi, University of Rochester Digital Signal Processing of Scintillator Pulses Saba Zuberi, Wojtek Skulski, Frank Wolfs University of Rochester.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Integrating High-Speed ADCs in the SRS System for Scintillating Detectors in PW- laser Driven Physics Experiments Sorin Martoiu (IFIN-HH, Bucharest)
Mark Raymond /10/051 Trip-t testing brief status report test setup description - hardware and software some very early results.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
PreAmp with 2nd order highpass and differential output pulser 3rd order lowpass.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
QIE10 Issues Tom Zimmerman Fermilab Oct. 28,
Large area photodetection for Water Cerenkov detectors PMm 2 proposal: Front End Electronics MAROC ASIC Pierre BARRILLON, Sylvie BLIN, Jean-Eric CAMPAGNE,
Tools for Discovery CAEN solutions for Diamond Detectors June 24 th 2011, Viareggio Giuliano Mini.
ECL trigger for Super Belle B.G. Cheon (Hanyang U)‏ KEK 1 st open meeting of the Super KEKB Collaboration.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
W.Skulski APS April/2003 Eight-Channel Digital Pulse Processor And Universal Trigger Module. Wojtek Skulski, Frank Wolfs University of Rochester.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Digital CFEB (an Update) B. Bylsma, EMU at CMS Week, March 16, Ben Bylsma The Ohio State University.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
7/28/2003DC/EC Review Aerogel Read out Electronics K. Ozawa, N. Kurihara, M. Inaba, H. Masui T. Sakaguchi, T. Matsumoto.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Production PMT Testing and Work on Site with Prototype Tank University of California, Los Angles Department of Physics and Astronomy
1 Characterization of the PCA16 CERN, 14 th July 2008 M. Mager, L. Musa.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
RT 2009, 15 th May 2009 Pulse Pile-up Recovery Using Model-Based Signal Processing. Paul. A.B. Scoullar, Southern Innovation, Australia. Prof. Rob J. Evans.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
May 10-14, 2010CALOR2010, Beijing, China 1 Readout electronics of the ALICE photon spectrometer Zhongbao Yin *, Lijiao Liu, Hans Muller, Dieter Rohrich,
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
 13 Readout Electronics A First Look 28-Jan-2004.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
1 FONT IP FB Philip Burrows Robert Apsimon, Doug Bett, Neven Blaskovic, Glenn Christian, Michael Davis, Colin Perry John Adams Institute Oxford University.
MECH 373 Instrumentation and Measurements
Work on Muon System TDR - in progress Word -> Latex ?
DAQ (i.e electronics) R&D status in Canada
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
A General Purpose Charge Readout Chip for TPC Applications
ECAL Front-end development
CTA-LST meeting February 2015
Wide Dynamic range readout preamplifier for Silicon Strip Sensor
Analog FE circuitry simulation
Ewald Effinger, Bernd Dehning
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
A First Look J. Pilcher 12-Mar-2004
Front-end electronic system for large area photomultipliers readout
Pulse Processing Chapter No. 17
Hellenic Open University
Multi-Pixel Photon Counter Readout Board
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
Presented by T. Suomijärvi
10/07/ /07/2019.
Presentation transcript:

Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution. 2.Pulse height measurement with O(10 bit) resolution. These were the preliminary conclusions of an discussion. I will assume for this talk that pulse-shape recording with O(1 Gsps) is desirable if it also achieves the above goals.

Signal Considerations Single p.e. Response: Using the typical gain and rise-time characteristics and a triangular approximation, 1 p.e. = [(4 x 10 6 ) * (1.6x C)/(0.6 ns)] *(50  ) = 530 mV Preamp response (gain of 8) = 4 a rise-time of 0.6 ns = 1 a rise-time of 2.4 ns (preliminary – please check the numbers)

Amplifier Response OUTPUT INPUT The amplifier reproduces the input pulse shape faithfully => the inherent rise-time of the amplifier is better than 1 ns.

Digitization with Effective10-bits Variable Splitter High Gain Output (1 p.e. = 400 mV) Low Gain Output (1 p.e. = 25 mV) The dynamic range of the digitizers is 800 mV, which will imply 2 p.e. in the top channel and 30 p.e in the bottom channel. (note -- not clear if it is mV or 800 mV single-ended without adding a DC bias.) The preamp gain may have to be reduced to achieve these rations -- Of course, these ratios are easily changeable by the User. 6-bit 800 MHz Flash ADC

ADC Selection chart (Maxim-IC) The highlighted part is 1) fast enough, 2) has 2 channels, 3) larger dynamic range of 800 mV And 4) has an LVDS output which makes it easier to interface with FPGAs. It is only 6-bits and not 8-bits but much cheaper (cost for 8-bit versions is >$100/channel).

ADC Selection (Contd.) There is a 10-bit model available but it will not have adequate time-of-arrival resolution.

Summary A board with a simple splitter system and dual channel ADCs can be developed. 16 channels per board can be accommodated. Interfacing is an open question – We prefer USB because of simplicity. The implementation will most likely be via an FPGA The cost per channel in large quantities will be ~ $50. The cost for development of prototype board will be of the order $ 20 K.