School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Thermo-compression Bonding
FABRICATION PROCESSES
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
ATI Cleanroom facilities Contact: T.E. Sale, Advanced Technology Institute, School of Electronics and Physical Sciences, University.
Introduction to CMOS VLSI Design Lecture 0: Introduction
There are no FREE lunches. Anti-reflective coating A anti-reflective coating is deposited on the top side to help transmit more of the incident sunlight.
IC Fabrication and Micromachines
Device Fabrication Technology
The Deposition Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Semiconductor Device and Processing Technology
Lecture on Integrated Circuits (ICs)
An Inductively Coupled Plasma Etcher
Be careful what you wish for. SiO2 backside protection A coating of SiO2 is deposited on the backside of the wafer to insolate it from the doping process.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
The Effects of Process Parameters during the Deposition of SiNx using PECVD Presented by John Nice and Joyce Palmer Georgia Institute of Technology NNIN.
Manufacturing Process
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Dilbert. Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface,
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Introduction to Wafer fabrication Process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS PREPARED BY: GUIDED BY: VAIBHAV RAJPUT(12BEC102) Dr. USHA MEHTA SOURABH JAIN(12BEC098)
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
ITC-irst Researchers 217 Post docs 13 PhD students MM area FCS – Physics & Chemistry of Surfaces and Interfaces MIS – Microsystems IT area SRA –
Etching: Wet and Dry Physical or Chemical.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Lecture 24, Slide 1EECS40, Spring 2004Prof. Sanders Lecture #24 OUTLINE Modern IC Fabrication Technology –Doping –Oxidation –Thin-film deposition –Lithography.
Io School of Microelectronic Engineering Lecture IV B.
KUKUM – SHRDC INSEP Training Program 2006 School of Microelectronic Engineering Lecture V Thermal Processes.
Utah Nanofab Design Review Meeting Device Architecture (Top View Layout and Layer Cross Section) Recipes & Settings Standard Concept Equipment & Tools.
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
Etching Processes for Microsystems Fabrication
Manufacturing Process I
Microelectronic Fabrication
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Silicon Wafer cm (5’’- 8’’) mm
SiC processing In Corial 200 series.
Manufacturing Process I
SiN processing for MEMS type probe card
SILICON MICROMACHINING
Thermal oxidation Growth Rate
Manufacturing Process I
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research Centre School of Electrical & Electronic Engineering The Queen’s University of Belfast

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland 5. Processing in the real world. ‘Front-end’ and ‘Back-end’ a)Wafer Fab. Industrial b)Wafer Fab. Research Lab. A look at the equipment

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland The Chip-making Process

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Fabrication - a series of (?) loops, each puts a layer on the device. A loop comprises some or all of the major steps of photolithography, etch, strip, diffusion, ion implantation, deposition, and chemical mechanical planarization. Inspections and measurements performed to monitor the process and equipment at every stage. The ‘Wafer Fab’ (The Front-end processes)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Supporting the entire process is a complex infrastructure of materials supply, waste treatment, support, logistics,and automation. Cleanest environment in the world - many times cleaner than the best hospital operating theatre. A state-of-the-art Fab, costing over $1 billion (+?), has a denser capital per square foot than any industry. The ‘Wafer Fab’ (The Front-end processes)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland The “Back-end" is Test, Assembly and Packaging. Finished wafer is split up into individual die (chips) Assembled into packages which can be handled in the final applications. Full functional electrical test is performed at both wafer and package level to ensure outgoing quality. The ‘Wafer Fab’ (The Back-end processes)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland A typical University Research ‘Fab Lab’.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Main Fab Lab at QUB, Belfast Photolith ‘Clean’ measurements UHV Cluster tool Furnaces Cleaning & wet chemistry

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Entering and leaving the cleanroom

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland More about processes- Furnaces Bruce Furnace Bruce Industrial Inc. Tube 1: Diffusion. Tube 2: Annealing. Tube 3: oxidation. Tube 4: Special! Quartz tubes surrounded by heaters carefully designed to maintain even heating along length (regular calibration needed!)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Tempress (QUB) More Furnaces Tube 1: Diffusion. Tube 2: Annealing. Tube 3: Oxidation. Tube 4: Smart-cut ASM (QUB)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Rapid thermal anneal (RTA) Halogen lamps surround the wafer and deliver a heat-pulse to reform silicon lattice. The method controls the ‘thermal budget’. Dopant-diffusion controlled in depth. Nitrogen or vacuum environment. QUB systems made in University.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland QUB system for high purity Si/SiGe epitaxy (B doping)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Deposition- CVD Plasma Enhanced Chemical Vapor Deposition (PECVD) PlasmaLab Model DP800 SiO 2, SiO x N y, and Si 3 N 4 films.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Deposition- CVD UHV for high purity (SiGe, copper) Cluster tool 3 chambers fed by ‘dealer arm’ with load-lock to load 150mm wafers Main central chamber

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Overhead gas-box Satellite chambers Deposition- CVD UHV for high purity (SiGe, copper)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Gas-box fittings for UHV CVD system

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Planar Etch II (PE2) is a parallel-plate plasma etcher. O 2 used to ash organic contaminants.(e.g. remove hardened photoresist For SU-8 5: 200 W, 10 sccm O 2 flow : 300 nm/min) Processes – Plasma Etching

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Reactive Ion Etcher Anelva RIE DEM-451 Anelva Corporation STS Multiplex ICP Etch STS Processes – Dry Reactive Etching

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Trion RIE/ICP - (Trion Technology Minilock Phantom III RIE/ICP) Processes - Etching Inductively coupled plasma (ICP) RF → lower pressure, higher etch-rate, higher anisotropy (straighter sided trenches)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Clean Oven Model: Ultra-Clean 100 (3497M-3) Manufacturer: Lab-Line Instruments Fisher Isotemp Vacuum Oven Model 281 Max temperature 300 C Minimum Pressure -92 kPa Baking and curing processes need ovens Photoresist, dehydration, spin-on-glass C max, with C uniformity

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Cleaning station with spin-dry and bonder QUB Ultrasonics Wafer bonder Spin-dryer

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Spin-dryer (close-up)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Wet chemical bench Perspex cover Fume extraction Acids! HF, nitric etc.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Ellipsometer Gaertner Scientific Corporation Model No AK Thickness and index of refraction for thin dielectric films Film thickness measurement

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland HP4156A Precision Semiconductor Parameter Analyzer Four probes that can serve as voltage sources, current sources, voltage monitors, and current monitors. I-V curve of a simple two terminal device, I d -V ds -V g graphs for MOSFETs, switching characteristics of logical gates, etc. Metrology (measurements)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Film thickness from 100 to 500,000 Å A diffraction-grating based spectrometer measuring reflectance of films from 370 to 800nm wavelengths. Extrapolates thickness using known refractive index for film material and silicon substrate. Nanospec AFT Model 210 Film thickness measurement

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Profilometer Model: Alpha-step 200 Manufacturer: Tencor Instruments Vertical ranges of: 1000Å, 2500Å, 5000Å, 10kÅ, 25kÅ, 50kÅ, 100kÅ, 250k, 500kÅ and 1000kÅ Leveling (Auto, Manual) Scan Length: 3mm (Manual mode), 2.5mm (Automatic) Resolution: 50 Å Alpha-Step Step-height on thin films

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Leica DM LB 100T A good selection of microscopes is important!

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland OPEN-DAY at NISRC, QUB, Belfast Students from schools visit the microelectronics group

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Training in ‘robing’

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland A competition to find the fastest dresser! ??

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland With a prize for the winner!!