On Diagnosis of Multiple Faults Using Compacted Responses Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute.

Slides:



Advertisements
Similar presentations
Advanced ITC Presentation A. Pogiel J. Rajski J. Tyszer.
Advertisements

10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
1 Pattern-Directed Circuit Virtual Partitioning for Test Power Reduction Qiang Xu The Chinese University of Hong Kong Dianwei Hu and Dong Xiang Tsinghua.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults Songjun Pan 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of.
Robust Low Power VLSI ECE 7502 S2015 Delay Test ECE 7502 Class Discussion He Qi March 19, 2015.
Cross-layer Optimized Placement and Routing for FPGA Soft Error Mitigation Keheng Huang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System.
On the Selection of Efficient Arithmetic Additive Test Pattern Generators S. Manich, L. García, L. Balado, E. Lupon, J. Rius, R. Rodriguez, J. Figueras.
Mar. 27, 2013 Chidambaram's MS Defense1 Dictionary-Less Defect Diagnosis as Real or Surrogate Single Stuck- At Faults Master’s Defense Chidambaram Alagappan.
Scalable Test Pattern Generator Design Method for BIST Petr Fišer, Hana Kubátová Czech Technical University in Prague Faculty of Electrical Engineering.
Nov. 21, 2006ATS'06 1 Spectral RTL Test Generation for Gate-Level Stuck-at Faults Nitin Yogi and Vishwani D. Agrawal Auburn University, Department of ECE,
Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture Peter Wohl, John A. Waicukauski, Sanjay Patel, Minesh B. Amin.
An Efficient Test Relaxation Technique for Synchronous Sequential Circuits Aiman El-Maleh and Khaled Al-Utaibi King Fahd University of Petroleum & Minerals.
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
May 11, 2006High-Level Spectral ATPG1 High-Level Test Generation for Gate-level Fault Coverage Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Design for Testability Theory and Practice Lecture 11: BIST
Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.
Enhanced Dual-Transition Probabilistic Power Estimation with Selective Supergate Analysis Fei Huand Vishwani D. Agrawal Department of ECE, Auburn University,
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
Efficient Test Compaction for Combinational Circuits Based on Fault Detection Count- Directed Clustering Aiman El-Maleh and Saqib Khurshid King Fahd University.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
An Efficient Test Data Reduction Technique Through Dynamic Pattern Mixing Across Multiple Fault Models 2011 VLSI Test Symposium S. Alampally 1, R. T. Venkatesh.
Independence Fault Collapsing
Combinatorial Group Testing Methods for the BIST Diagnosis Problem Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla,
04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,
Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
4/26/05Cheng: ELEC72501 A New Method for Diagnosing Multiple Stuck- at-Faults using Multiple and Single Fault Simulations An-jen Cheng ECE Dept. Auburn.
Ordinal Decision Trees Qinghua Hu Harbin Institute of Technology
黃錫瑜 Shi-Yu Huang National Tsing-Hua University, Taiwan Speeding Up Byzantine Fault Diagnosis Using Symbolic Simulation.
Testimise projekteerimine: Labor 2 BIST Optimization
1 Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains LIRMM CNRS / University.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
Master’s Thesis Defense Xiaolu Shi Dept. of ECE, Auburn University
A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Adviser :蔡亮宙 Student ;蔡政宏.
Muralidharan Venkatasubramanian Vishwani D. Agrawal
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
1 A Cost-effective Substantial- impact-filter Based Method to Tolerate Voltage Emergencies Songjun Pan 1,2, Yu Hu 1, Xing Hu 1,2, and Xiaowei Li 1 1 Key.
1 Compacting Test Vector Sets via Strategic Use of Implications Kundan Nepal Electrical Engineering Bucknell University Lewisburg, PA Nuno Alves, Jennifer.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Mingyang Zhu, Huaijiang Sun, Zhigang Deng Quaternion Space Sparse Decomposition for Motion Compression and Retrieval SCA 2012.
©2009 Mladen Kezunovic. Improving Relay Performance By Off-line and On-line Evaluation Mladen Kezunovic Jinfeng Ren, Chengzong Pang Texas A&M University,
Chapter 9 Genetic Algorithms.  Based upon biological evolution  Generate successor hypothesis based upon repeated mutations  Acts as a randomized parallel.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
ATS Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM- based FPGAs Keheng Huang, Yu Hu, Xiaowei Li Institute of Computing Technology Chinese.
11 Online Computing and Predicting Architectural Vulnerability Factor of Microprocessor Structures Songjun Pan Yu Hu Xiaowei Li {pansongjun, huyu,
Jing Ye 1,2, Xiaolin Zhang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese.
A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume Wei-Cheng Lien 1, Kuen-Jong Lee 1 and Tong-Yu.
Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects Fei Wang 1,2, Yu Hu 1, Huawei Li 1, Xiaowei Li 1, Jing Ye 1,2 1 Key Laboratory.
Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions Vishal Suthar and Shantanu Dutt Electrical and Computer Engineering University.
ELEC 7950 – VLSI Design and Test Seminar
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
ATPG for Synchronous Sequential Circuits ELEC-7950 Spring 2016 Speaker : Mi Yan Student number : mzy0018.
Fault-Tolerant Resynthesis for Dual-Output LUTs Roy Lee 1, Yu Hu 1, Rupak Majumdar 2, Lei He 1 and Minming Li 3 1 Electrical Engineering Dept., UCLA 2.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
M.Sc. Electrical Engineering Fall 2017 Lecture 1 (Review) Prof. Dr. M. Iram Baig.
Guihai Yan, Yinhe Han, Xiaowei Li, and Hui Liu
Off-path Leakage Power Aware Routing for SRAM-based FPGAs
Guihai Yan, Yinhe Han, and Xiaowei Li
Improved Random Pattern Delay Fault Coverage Using Inversion Test Points Soham Roy, Brandon Steine, Spencer Millican, Vishwani Agrawal Dept. of Electrical.
Theorems on Redundancy Identification
Presentation transcript:

On Diagnosis of Multiple Faults Using Compacted Responses Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences 2 Graduate University of Chinese Academy of Sciences

2 Motivation With the exponential growth in the number of transistors: Multiple faults may exist in one circuit. Both of test data volume and test application time increase. SOURCE: L.-T. Wang, C.-W. Wu, and X. Wen, “VLSI Test Principles and Architectures: Design for Testability,” Morgan Kaufmann, San Fransico, It is necessary to diagnose multiple faults using compacted responses. ATE: Automatic Test Equipment CUT: Circuit Under Test

3 Outline  Related Works  Terminology Explanation Capability Explanation Necessity  Issue of Compacted Responses  Diagnosis Method Suspect Fault Marking Suspect Fault Simulation Suspect Fault Evaluation Suspect Fault Ranking  Experimental Results

4 Related Works Fault diagnosis approaches using compacted responses can be classified into three categories:  Bypassing diagnosis Bypass space compactor [ J. Ye, Y. Hu, et al., DATE10 ] [ F. Wang, Y. Hu, et al., ITC09 ]  Indirect diagnosis Mathematically de-compact the compacted responses [ H.P.E. Vranken, S.K. Goel, et al., DAC06 ] [ J. Rajski, J. Tyszer, et al., ITC03 ]  Direct diagnosis Use space compactor Compare actually observed responses with simulated compacted responses [ S. Holst, H.-J. Wunderlich, DATE09 ] [ W.-T. Cheng, K.-H. Tsai, et al., ATS04 ] Our method is a direct diagnosis method.

5 Terminology Explanation Capability The explanation capability of a suspect fault reflects the match degree between its simulated responses and the actually observed responses. For one Observation Point (OP): Observed signal Simulated signal of a suspect fault Explanation Capability FailingPassing Failing The suspect fault explain the failing OP. Passing Failing The suspect fault contaminate the passing OP. ( Failing: A signal is different from the fault-free signal; Passing: A signal is the same as the fault-free signal. )

6 Terminology Explanation Capability ( OP: Observation Point ) Following is an example of a CUT under one failing pattern. Observed signal Simulated signal of a suspect fault Explanation Capability Failing The suspect fault explain the failing OP. PassingFailing The suspect fault contaminate the passing OP.

7 Terminology ( OP: Observation Point ) Explanation Capability Observed signal Simulated signal of a suspect fault Explanation Capability Failing The suspect fault explain the failing OP. PassingFailing The suspect fault contaminate the passing OP. Following is an example of a CUT under one failing pattern.

8 Terminology ( OP: Observation Point ) Explanation Capability Two measures: σ: The number of explained failing OPs of one pattern. ι: The number of contaminated passing OPs of one pattern. A suspect fault with a high ( σ – ι ) reflects its high explanation capability.

9 Terminology Explanation Necessity The explanation necessity of a suspect fault reflects its importance for matching the observed responses.

10 Terminology N ce : The number of suspect faults which can contaminate/explain a passing/failing observation point. Each observation point is given a weight ω =. Explanation Necessity The explanation necessity of a suspect fault reflects its importance for matching the observed responses.

11 Issue of Compacted Responses Using uncompacted responses, when multiple faults exist, the suspect faults with the highest explanation capability often hit the actual faults [9]. The situation, that the actual faults do not show the highest explanation capability, rarely occurs. This situation becomes serious when using compacted responses. [9] J. Ye, Y. Hu, and X. Li, “Diagnosis of Multiple Arbitrary Faults with Mask and Reinforcement Effect,” Proc. of Design, Automation, and Test in Europe (DATE), pp , Actual faults: a/0 (a-stuck-at-0), c/0 Failing observation points: Cell 11, q Suspect faults: a/0(d/1), c/0(q/0)

12 [9] J. Ye, Y. Hu, and X. Li, “Diagnosis of Multiple Arbitrary Faults with Mask and Reinforcement Effect,” Proc. of Design, Automation, and Test in Europe (DATE), pp , Actual faults: a/0 (a-stuck-at-0), c/0 Failing observation points: OP 1, q Suspect faults: b/0 Failing observation points: Cell 11, q Suspect faults: a/0(d/1), c/0(q/0) Explanation capability alone is not enough for selecting right suspect faults. Using uncompacted responses, when multiple faults exist, the suspect faults with the highest explanation capability often hit the actual faults [9]. The situation, that the actual faults do not show the highest explanation capability, rarely occurs. This situation becomes serious when using compacted responses. Issue of Compacted Responses

13 Each suspect fault is given a score ε under one given pattern: Combine explanation capability and explanation necessity Issue of Compacted Responses

14 Diagnosis Method Marking Simulation Evaluation Ranking

15 Diagnosis Method Marking Simulation Evaluation Ranking Suspect Fault Marking Search failing observation points’ related logic cones.

16 Diagnosis Method Marking Simulation Evaluation Ranking Suspect Fault Simulation Each single suspect fault is simulated under all the given patterns to record their compacted responses. The structure of space compactor is known.

17 Diagnosis Method Marking Simulation Evaluation Ranking Suspect Fault Evaluation Each suspect fault is given a score ε under each given pattern: The Final Score (FS) of a suspect fault is the sum of its scores under all given patterns.

18 Diagnosis Method Marking Simulation Evaluation Ranking Suspect Fault Ranking ( OP: Observation Point )

19 Experimental Results Experimental Setup Benchmark circuits: ISCAS’89, ITC’99 Test patterns: Generated by a commercial ATPG tool Injected fault types: Stuck-at faults, Transition faults Space compactor: For each circuit, each number of multiple faults, each type of faults, and each compaction ratio, 100 diagnosis cases are conducted. [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , Circuits9234s13207s15850s35932s38417 Number of test patterns

20 Experimental Results Evaluation Metrics Success rate In this work, only the accuracy of the most likely suspect faults is concerned. A diagnosis case is considered successful if the top-ranked suspect faults hit at least one actual fault. Experimental focus Success rate vs Compaction ratio Success rate vs The number of injected faults Comparison with [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , 2009.

21 Experimental Results Success rate vs Compaction ratio S (%): Success rate of our method ΔS (%): Success rate of our method - Success rate of the method proposed in [20] T (seconds): Average run time of diagnosis in our experiments [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , 2009.

22 Experimental Results [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , Success rate vs Compaction ratio S (%): Success rate of our method ΔS (%): Success rate of our method - Success rate of the method proposed in [20] T (seconds): Average run time of diagnosis in our experiments

23 Success rate vs Compaction ratio Compaction ratio = 2 Compaction ratio = 32 Experimental Results [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , %99.94% 86.47%98.64% s9234, s13207, s15850, s35932, s38417, s38584, b17, b20, b22

24 Experimental Results [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , Success rate vs The number of injected faults Compaction ratio = 32 S (%): Success rate of our method ΔS (%): Success rate of our method - Success rate of the method proposed in [20] T (seconds): Average run time of diagnosis in our experiments

25 Success rate vs The number of injected faults Number of injected faults = 2 Number of injected faults = 32 Experimental Results [20] S. Holst, H.-J. Wunderlich, “A Diagnosis Algorithm for Extreme Space Compaction,” Proc. of Design, Automation, and Test in Europe (DATE), pp , ( Compaction ratio = 32 ) 91.4%99.2% 49.8%93.3% s9234, s13207, s15850, s35932, s38417, s38584, b17, b20, b22

26 Propose the explanation necessity. Combine the explanation capability and the explanation necessity: 98.8% of top-ranked suspect faults hit actual faults. Conclusion

27 Thank You For Your Attention! Questions?