Summary of Research on Time-to-Digital Converters Summer Exchange Program 2008 Istituto Nazionale di Fisica Nucleare Rome, Italy Creative Studies Honors.

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

Paolo Branchini, Salvatore Loffredo
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
On-Chip Processing for the Wave Union TDC Implemented in FPGA
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Fig.2: Carry chain delay line: (a) logic block diagram; (b) Layout obtained using a Xilinx Virtex 5 FPGA; (c) simplified block diagram of the Virtex 5.
Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.
DC/DC Switching Power Converter with Radiation Hardened Digital Control Based on SRAM FPGAs F. Baronti 1, P.C. Adell 2, W.T. Holman 2, R.D. Schrimpf 2,
Announcements Assignment 8 posted –Due Friday Dec 2 nd. A bit longer than others. Project progress? Dates –Thursday 12/1 review lecture –Tuesday 12/6 project.
Lecture 9: D/A and A/D Converters
Reconfigurable Computing - Clocks John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western Australia.
DEVELOPMENT OF A READOUT SYSTEM FOR LARGE SCALE TIME OF FLIGHT SYSTEMS WITH PICOSECOND RESOLUTION Considerations and designs for a system of tdc’s with.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
1 University of Freiburg Computer Networks and Telematics Prof. Christian Schindelhauer Wireless Sensor Networks 13th Lecture Christian Schindelhauer.
GLAST LAT ProjectI&T Meeting – Feb 12, 2003 W. Focke 1 EM timing analysis Warren Focke February 12, 2004.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
Comparators A comparator compares two input words.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
Comparators  A comparator compares two input words.  The following slide shows a simple comparator which takes two inputs, A, and B, each of length 4.
PH4705/ET4305: A/D: Analogue to Digital Conversion
ALL-DIGITAL PLL (ADPLL)
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
1 Physical Clocks need for time in distributed systems physical clocks and their problems synchronizing physical clocks u coordinated universal time (UTC)
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
Characterization of Silicon Photomultipliers for beam loss monitors Lee Liverpool University weekly meeting.
Chapter 13 Linear-Digital ICs. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Electronic Devices.
PIT: Programmable Interval Timer
Chapter 4 TIMER OPERATION
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 of 22 Glaciers and Ice Sheets Interferometric Radar (GISIR) Center for Remote Sensing of Ice Sheets, University of Kansas, Lawrence, KS
FLC Group Test-beam Studies of the Laser-Wire Detector 13 September 2006 Maximilian Micheler Supervisor: Freddy Poirier.
SPIE, PA-IVKrzysztof Czuba1 Improved fiber-optic link for the phase reference distribution system for the TESLA technology based projects Krzysztof.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
An Embedded True Random Number Generator for FPGAs Bebek, Jerry Paul Kohlbrenner Lockheed Martin 3201 Jermantown Road Fairfax, VA 22030, USA
Fig.2: Carry chain delay line: (a) logic block diagram; (b) layout obtained; (c) simplified block diagram of the Virtex 5 slice. Principle of operations.
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
Coincidence Detector on SOPC Coincidence Detector on SOPC Final Presentation Presenting: Roee Bar & Gabi Klein Instructor:Ina Rivkin Technion – Israel.
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
A Wide-Input-Range 8 bit Cyclic TDC Reportor : Zhu kunkun.
8254 Timer.
COUNTERS Why do we need counters?
Digital System Design using VHDL
ELT delays absolute calibration Ivan Procházka (1), Josef Blazej (1), Anja Schlicht (2) Prepared for ESA Webex meeting(s) March 2015 (1) Czech Technical.
Thesis: Introduction Study for a failsafe trigger generation system for the Large Hadron Collider beam dump kicker magnets prepared by Martin Rampl.
Chapter 1_0 Registers & Register Transfer. Chapter 1- Registers & Register Transfer  Chapter 7 in textbook.
THEME 6: Frequency dividers. Digital counters with reduced counting modulus. Programmable digital counters. If the input pulses are more than K, the counter.
1 Chapter No. 17 Radiation Detection and Measurements, Glenn T. Knoll, Third edition (2000), John Willey. Measurement of Timing Properties.
Digital Frequency Meter By : Parcha Amit.K Roll No: 2K13E21 Department of electronics University of pune.
EAS Time Measurements P.K.Mohanty (On behalf of the GRAPES-3 Collaboration) 5 th Workshop on AstroParticle Physics, 14 – 16 December 2010 at CRL, Ooty.
A Time-To-Digital Converter (TDC) Harley Cumming Lisa Kotowski 1.
Crystal Oscillator Circuit and Its Working
Fermi National Laboratories & Tuskegee University College of Electrical Engineering Aaron Ragsdale: SIST Intern Mentor: Jin-Yuan Wu Summer 2009 SIST Internship.
Electronic instrumentation Digitization of Analog Signal in TD
Electronic Devices and Circuit Theory
MECH 373 Instrumentation and Measurements
vXS fPGA-based Time to Digital Converter (vfTDC)
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
An FPGA Implementation of a Brushless DC Motor Speed Controller
L0TP studies Clock and distribution Scheme Busy handling
Instructor: Alexander Stoytchev
Status of the Beam Phase and Intensity Monitor for LHCb
Instructor: Alexander Stoytchev
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Lesson 8: Analog Signal Conversion
6.2 Grid Search of Chi-Square Space
ECE 448 Lab 3 – Part 1 FPGA Design Flow Based on
Linear Time Sorting.
Presentation transcript:

Summary of Research on Time-to-Digital Converters Summer Exchange Program 2008 Istituto Nazionale di Fisica Nucleare Rome, Italy Creative Studies Honors Program University of California Santa Barbara, California, USA Alan WahLun Mak

Introduction Through Summer Exchange Program jointly organised by the I.N.F.N. and the U.S. Department of Energy Involved in the research of I.N.F.N. Section Roma Tre from early July to late September Have been working closely with Prof. Paolo Branchini and Dr. Salvatore Loffredo Invited by Prof. Filippo Ceradini to give this talk Research on time-to-digital converters (TDCs)

Technical Background A Time-to-Digital Converter (TDC) is an electronic device that can measure the time elapsed between two incoming pulses and output the digital representation of the time interval. TDCs are deployed extensively in high energy physics experiments for particle detection. Our group implements TDCs by Field-Programmable Gate Arrays (FPGAs), and achieves a time resolution of several hundred picoseconds.

Technical Background Each TDC has a crystal oscillator as the reference clock, which oscillates at a particular frequency with long-term stability. Three TDCs considered in our laboratory: 1. Quartz as crystal oscillator; frequency 480 MHz 2. Rubidium as crystal oscillator; frequency 480 MHz 3. With high-stability Quartz oscillator; frequency 550 MHz Building blocks of the TDC: 1. Synchronous counter – for a coarse measurement 2. State machine – for a better resolution

Technical Background Figure source: Paolo Branchini, Salvatore Loffredo et al, “FPGA Implementation of a High-Resolution Time-to-Digital Converter”, 2007

Technical Background Figure source: Paolo Branchini, Salvatore Loffredo et al, “FPGA Implementation of a High-Resolution Time-to-Digital Converter”, 2007 The synchronous counter measures the time interval Δt 12 between two rising edges of the reference clock immediately following the START and STOP signals. The state machine measures Δt 1 – Δt 2, which is the phase difference between the two above-mentioned rising edges. Nutt Method: Total time elapsed between START and STOP signals = Δt 12 + Δt 1 – Δt 2

Technical Background Limitations on the measurements of time 1. Range – limited by the synchronous counter’s width 2. Resolution – limited by the reference clock’s frequency References used for the technical background: 1.Paolo Branchini, Salvatore Loffredo et al, “FPGA Implementation of a High-Resolution Time-to-Digital Converter”, Wikipedia (English-language version)

Preliminary Study The rubidium TDC of frequency 480 MHz is considered to be the most stable of the three TDCs, because of the nature of rubidium crystal and the synchronization of the Global Positioning System (GPS). Our aim is to study the performance of the quartz TDC of frequency 480 MHz, and to calibrate it with respect to the rubidium TDC. Since the two TDCs in question oscillate at the same frequency, one “count” (or one “tick”) represents equal amount of time for both TDCs. → We can use the number of counts for comparison.

Preliminary Study In the preliminary study, about 200 events are generated with a C++ program. In each event, the C++ program produces a time interval for the two TDCs to measure. The length of the time interval increases with events. In this preliminary study, only very short time intervals (< 90 picoseconds) are produced. The number of counts measured by each TDC in each event is recorded in a data file for analysis.

Preliminary Study Each count represent ~ 520 picoseconds

Preliminary Study Each count represent ~ 520 picoseconds

Further Examination The preliminary study shows a linear relation between the counts measured by the quartz TDC and the rubidium TDC. This implies that the quartz TDC maintains reasonably good stability and precision for measurements of time intervals < 90 picoseconds. Motivation: We want to examine the performance of the quartz TDC for measurements of longer time intervals events are generated. Throughout the 1000 events, the time interval to be measured increases from zero all the way up to 2 seconds.

Further Examination

Hypothesis 1 We hypothesize that the oscillatory fluctuation is due to the temperature of the TDC chips. There are several fans for cooling down the electronic devices. To check the hypothesis, we repeat the same measurements for two more times, with the speed of the fans set to maximum and minimum, respectively. Maximum fan speed = 3120 rpm → lower temperature Minimum fan speed = 1200 rpm → higher temperature A laser thermometer probe is used to verify that the temperatures of the TDC chips increase when the fan speed is switched from maximum to minimum.

Hypothesis 1 Maximum fan speed

Hypothesis 1 Minimum fan speed

Hypothesis 1 Apparently, the temperature of the TDC chips does have an effect on the discrepancy between the quartz measurements and the rubidium measurements. To pursue this further, we generate another 5000 events. Throughout the 5000 events, the time interval to be measured increases from zero up to 100 seconds. Instead of using a laser thermometer probe, this time we program the FPGAs so that the temperatures of the TDC chips are monitored continuously.

Hypothesis 1

Hypothesis 2 In the previous analysis, the temperatures of the two TDC chips vary within the range of ± 1 o C. Nonetheless, the oscillatory fluctuations in the graph of the difference between quartz count and rubidium count is very pronounced for event number > There should be something more than temperature that caused the oscillatory fluctuations. New hypothesis: The periodic synchronization of the GPS connected to the rubidium TDC is another cause of such fluctuations.

Hypothesis 2

Both temperature and GPS synchronization have some effect on the oscillatory fluctuations. More analysis is needed to find out how those factors affect the oscillatory fluctuations. Nonetheless, the 480 MHz quartz TDC can still be used for measurements of short time intervals and measurements that do not require very high precision. For measurements that require higher precision, our group has decided to replace that with a 550 MHz high-stability quartz TDC.

High-stability TDC Again, we want to calibrate the 550 MHz high-stability quartz TDC with respect to the 480 MHz rubidium TDC. Owing to the difference in the frequencies of the two crystal oscillators, we can no longer use the number of counts for direct comparison. The number of count is converted into the total amount of time that it represents.

High-stability TDC

Fine measurement The fine measurement of time involves measuring the phase difference between the START and STOP signals with the aid of the state machine. For this purpose, our group designed a delay line that consists of a train of 64 multiplexers. The time quantization step is determined by the propagation delay τ of the multiplexer. Figure source: Paolo Branchini, Salvatore Loffredo et al, “FPGA Implementation of a High-Resolution Time-to- Digital Converter”, 2007

Fine measurement Due to the short delay of the delay lines, two delay lines are required to cover the duration of a full clock period. Delay line 0 – clocked by CLK0 Delay line 1 – clocked by CLK 180 The state machine decides which delay lines are selected. A delay line has 64 multiplexers → 64 possible values for the Δt 1 (START signal); and 64 possible values for Δt 2 (STOP signal).

Fine measurement The difference between Δt 1 (START) and Δt 2 (STOP) can be any integer between –64 and bits are required to store all the possible values. (since 2 7 = 128) In the 16-bit output … … 7 least significant bits for storing the value of STOP – START Delay line used for START signal (0 or 1) Delay line used for STOP signal (0 or 1)

Fine measurement

Computer Simulations Simulate probability distributions with a built-in random number generator in ROOT. The random number generator uses the Mersenne twister algorithm, which has high efficiency and random properties. With the aid of the random number generator, generate a probability distribution for the START signal and another probability distribution for the STOP signal. Each of the two signals can take on any integer value in the closed interval [-64,64].

Computer Simulations A total of events are generated. Then, find out the probability distribution of STOP – START. Repeat these procedures for different probability distributions of START and STOP signals.

Conclusion We have examined the performance of the 480 MHz quartz TDC and the 550 MHz high-stability TDC with respect to the 480 MHz rubidium TDC. Temperature and GPS synchronization do have some effect on how the measurement of the 480 MHz quartz TDC deviate from that of the rubidium TDC. The 480 MHz quartz TDC is still good for measurements of short time intervals and measurements that do not require very high precision.

Conclusion We have verified the high stability of the 550 MHz high- stability quartz TDC, and examine its fine measurements. We have performed computer simulation to investigate the distribution of the fine measurements of the high-stability quartz TDC.

Acknowledgements

Questions? Discussions? Comments?