Linear Constraint Graph for Floorplan Optimization with Soft Blocks Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago,

Slides:



Advertisements
Similar presentations
Floorplanning. Non-Slicing Floorplan Representation Rectangle-Packing-Based Module Placement, H. Murata, K. Fujiyoushi, S. Nakatake and Y. Kajitani, IEEE.
Advertisements

A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks Tan Yan*, Shuting Li Yasuhiro Takashima, Hiroshi Murata The University.
April 2004NUCAD Northwestern University1 Minimal Period Retiming Under Process Variations Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern.
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Approximation algorithms for geometric intersection graphs.
Poly-Logarithmic Approximation for EDP with Congestion 2
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Optimal Rectangle Packing: A Meta-CSP Approach Chris Reeson Advanced Constraint Processing Fall 2009 By Michael D. Moffitt and Martha E. Pollack, AAAI.
Graph Algorithms: Topological Sort The topological sorting problem: given a directed, acyclic graph G = (V, E), find a linear ordering of the vertices.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Partial Implications, etc.
Geometric Reasoning About Mechanical Assembly By Randall H. Wilson and Jean-Claude Latombe Presented by Salik Syed and Denise Jones.
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Interconnect Estimation without Packing via ACG Floorplans Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern University U.S.A.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.
Fixed-outline Floorplanning Through Better Local Search
NuCAD ACG - Adjacent Constraint Graph for General Floorplans Hai Zhou and Jia Wang ICCD 2004, San Jose October 11-13, 2004.
Optimal Layout of CMOS Functional Arrays ECE665- Computer Algorithms Optimal Layout of CMOS Functional Arrays T akao Uehara William M. VanCleemput Presented.
Graphic Tool for Computer Chip Layout Laura McLane Saint Michael’s College Advisor: Joanna Ellis-Monaghan.
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Milestone 1: Gall Gotfried Steven Beigelmacher
Shortest Path Problems Directed weighted graph. Path length is sum of weights of edges on path. The vertex at which the path begins is the source vertex.
2-Layer Crossing Minimisation Johan van Rooij. Overview Problem definitions NP-Hardness proof Heuristics & Performance Practical Computation One layer:
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Constrained Floorplanning Using Network Flows Teng Wang 05/04/2004.
Interactive Layout Design Optimization Author: Jeremy J. Michalek Presented by: Hoda Homayouni.
CSE 242A Integrated Circuit Layout Automation Lecture: Floorplanning Winter 2009 Chung-Kuan Cheng.
L o g o Jieyi Long, Hai Zhou, and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. An O(nlogn) Edge-Based Algorithm for Obstacle- Avoiding Rectilinear.
Hardness Results for Problems
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
8/15/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 8. Floorplanning (2)
Maria-Cristina Marinescu Martin Rinard Laboratory for Computer Science Massachusetts Institute of Technology A Synthesis Algorithm for Modular Design of.
Accurate Process-Hotspot Detection Using Critical Design Rule Extraction Y. Yu, Y. Chan, S. Sinha, I. H. Jiang and C. Chiang Dept. of EE, NCTU, Hsinchu,
Software Testing Sudipto Ghosh CS 406 Fall 99 November 9, 1999.
Surface Simplification Using Quadric Error Metrics Michael Garland Paul S. Heckbert.
Simulated Annealing.
MA/CSSE 473 Day 12 Insertion Sort quick review DFS, BFS Topological Sort.
All that remains is to connect the edges in the variable-setters to the appropriate clause-checkers in the way that we require. This is done by the convey.
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
10/7/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 6. Floorplanning (1)
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
CSCE350 Algorithms and Data Structure Lecture 17 Jianjun Hu Department of Computer Science and Engineering University of South Carolina
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Graph Algorithms. Definitions and Representation An undirected graph G is a pair (V,E), where V is a finite set of points called vertices and E is a finite.
A Clustering Algorithm based on Graph Connectivity Balakrishna Thiagarajan Computer Science and Engineering State University of New York at Buffalo.
Curriculum Optimization Project CURRICULUM REFORM MEETING California State University, Los Angeles Kevin Byrnes Dept. of Applied Math Johns Hopkins University.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Chin-Hsiung Hsu, Yao-Wen Chang, and Sani Rechard Nassif From ICCAD09.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
By P.-H. Lin, H. Zhang, M.D.F. Wong, and Y.-W. Chang Presented by Lin Liu, Michigan Tech Based on “Thermal-Driven Analog Placement Considering Device Matching”
ISPD 2001, Sonoma County, April 3rd, Consistent Floorplanning with Super Hierarchical Constraints Yukiko KUBO, Shigetoshi NAKATAKE, and Yoji KAJITANI.
1 Twin Binary Sequences: A Non-Redundant Representation for General Non-Slicing Floorplan Evan Young Department of Computer Science and Engineering The.
Graphs Definition: a graph is an abstract representation of a set of objects where some pairs of the objects are connected by links. The interconnected.
Approximation Algorithms based on linear programming.
The Early Days of Automatic Floorplan Design
A B The points on the coordinate plane below are three vertices of a rectangle. What are the coordinates of the fourth vertex? C.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Partial Reconfigurable Designs
Craig Schroeder October 26, 2004
Sequence Pair Representation
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
Presentation transcript:

Linear Constraint Graph for Floorplan Optimization with Soft Blocks Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago, IL Hai Zhou Electrical Engineering and Computer Science Northwestern University Evanston, IL Computer-Aided Design, ICCAD IEEE/ACM International Conference

Abstract This paper propose the Linear Constraint Graph (LCG) as an efficient general floorplan representation. For n blocks, an LCG has at most 2n+3 vertices and at most 6n+2 edges. Operations with direct geometric meanings are developed to perturb the LCGs. optimization with soft blocks

Outline Overview Linear Constraint Graph The LCG Floorplanner Experimental Results

Constraint Graph Basics Horizontal graph: left-to relations Vertical graph: below relations At least one relation between any pair of modules

Redundancy in Constraint Graph Transitive edges: relations implied by others Over-specication: more than one relation between two modules

Ad-Hoc Approaches for Constraint Graph Generation From polar graphs [6]  There is no method to explore them in SA  Apply to mosaic floorplans only From sequence-pairs [12]  Relatively straightforward and widely used in previous works  No over-specification. Transitive edges can be removed  Worst-case complexity: theta(n 2 ) edges  O(n log n) edges on average [13]

Constraint Graphs as Floorplan Representation TCG : Transitive Closure Graph [9]  Keep pair-wise relations including transitive edges  No over-specication  Always theta(n 2 ) edges ACG : Adjacent Constraint Graph [10]  Intentionally reduce complexity  Forbid transitive edges, over-specification, and “crosses" Cross: a structure that may result in theta(n 2 ) edges  Complexity: at most O(n 3/2 ) edges [11]

Contribution: Linear Constraint Graph A general floorplan representation based on constraint graphs At most 2n + 3 vertices and 6n + 2 edges for n modules Intuitively combine the ideas of polar graphs and ACGs One application: floorplan optimization with soft blocks

Outline Overview Linear Constraint Graph The LCG Floorplanner Experimental Results

Cross Avoidance Crosses may result in theta(n 2 ) edges Use alternative relations as proposed by ACG  However, still have complicated patterns/relations Use a “bar" similar to polar graphs  Require a dummy vertex in the graph  Need a systematic approach!

Intuitions for Linear Constraint Graph (LCG) Avoid horizontal crosses: use alternative relations as ACGs Avoid vertical crosses: use horizontal bars as polar graphs Introduce dummy vertices to constraint graphs to reduce number of edges

From Floorplan to LCG

Horizontal Relations in LCG Observation: for each new module, we either  Break a horizontal edge into two  Insert two horizontal edges and a horizontal bar Horizontal Adjacency Graph (HAG)  Each edge connects two modules adjacent to each other  n + 2 vertices, at most 2n edges, at most n - 1 bars  Planar - faces correspond to horizontal bars

Vertical Relations in LCG Implied by HAG  Separate modules not separated horizontally  From a bar to a module, a module to a bar, or a bar to a bar  Each module connects to 2 bars: above and below  Each bar connects to at most 4 bars Vertical cOmpanion Graph (VOG)  At most n - 1 bars  At most 2n + 3 vertices, at most 4n + 2 edges

Linear Constraint Graph Combine HAG and VOG into a constraint graph At most 2n + 3 vertices and 6n + 2 edges Can represent any non-overlapping floorplan

Outline Overview Linear Constraint Graph The LCG Floorplanner Experimental Results

Perturbations of LCG The planar HAG allows relatively easy perturbations  Update VOG accordingly Three perturbations with O(n) complexity  Exchange two modules: no change in topology  insertH: change vertical relation to horizontal  removeH: change horizontal relation to vertical The perturbations are complete  Any LCG can be converted to any other LCG by at most 3n perturbations

The insertH Operation Insert b → a Remove transitive edges  Remove c → a if c starts the above path  Remove b → d if d ends the below path

The removeH Operation Remove b → a Insert c → a and b → d c → a is optional if a has at least 2 incoming edges b → d is optional if b has at least 2 outgoing edges

Floorplan Optimization with Soft Blocks The area A(b) of each soft block is known. each block b in block set B The decision variables are the widths of the soft blocks and the positions of all the modules Derive non-overlapping condition for the modules from LCG as a system of difference equations Apply Lagrangian relaxation to minimize the perimeter of the floorplan

Outline Overview Linear Constraint Graph The LCG Floorplanner Experimental Results

Experimental Results for General Floorplans 3 GSRC benchmarks with hard blocks Compare to Parquet [16] and ACG [10] Wire length optimization (wire length + chip area)

Area Optimization w/ Soft Blocks 5 modied MCNC benchmarks with soft blocks Aspect ratio bound: [0.5, 2] Compare to [3] (SP+TR)

Wire Length Optimization w/ Soft Blocks 5 modied MCNC benchmarks with soft blocks Aspect ratio bound: [0.5, 2] Compare to [3] (SP+TR)