Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.

Slides:



Advertisements
Similar presentations
Patent Pending ESG Strap Grounding Solutions Presentation by: Electro Static Technology.
Advertisements

1 DATA I/O CONFIDENTIAL Reliability and Quality in Mission Critical Programming Data I/O Corporation One bent component lead in a mission- critical electronics.
Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.
UNIT 2: Physical Properties of Metals Unit 2 Copyright © MDIS. All rights reserved. 1 Manufacturing Engineering.
The World Leader in High Performance Signal Processing Solutions Qualification of the Transfer of the BIPOLAR SV process from ADWIL ADLK 8”
Wafer Level Packaging: A Foundry Perspective
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Turnkey IC and Device Packaging Package Science Services LLC Package design, characterization, simulation, modeling, measurements and analysis.
Moisture Diffusion in Molding Compounds and Quality Assurance of PEMs for Space Applications Alexander Teverovsky QSS Group, Inc./Goddard Operations
Chapter 15: Fundamentals of Sealing and Encapsulation
Wendell Johnson Applications Engineer, Resistance and Solid- State Welding Phone: Reversible Battery.
Petry1 MAPLD 2005/ MAPLD International Conference Washington, D.C. The Impact of Silicon Etch Dislocations on EEPROM Cell Reliability Presented.
Test Conditions Plastic encapsulated devices are tested at a maximum bake temperature of 150C, 2,000 hours for Data Retention Bake testing. Moisture.
Objectives of Pletronics Quality System Providing well defined quality metrics for each department within Pletronics, bringing problem areas into the open.
Breakdown in Solid Dielectrics
Integrated Circuits (ICs)
Reliability Laboratory Presentation on Setting up Reliability Laboratory Presented by Dr. G.H. Massiha Department of Industrial Technology University of.
School of Microelectronic Engineering EMT362: Microelectronic Fabrication Thin Gate Oxide – Growth & Reliability Ramzan Mat Ayub School of Microelectronic.
JEDEC Standards -Nicole Okamoto and Widah Saied
FUNDAMENTALS OF DESIGN FOR RELIABILITY
ENVIRONMENTAL TESTING OVERVIEW QUALIFICATION TESTS MIL-STD-810 F PRODUCTION SCREENING HIGH ACCELERATED TESTS (HALT & HASS) ENVIRONMENTAL STRESSES SCREENING.
Inspection of Raw Products Forgings, Castings, Extrusions, etc.
Lead-Free Electronics Thermal Management of Electronics San José State University Mechanical Engineering Department.
Advanced Manufacturing Laboratory Department of Industrial Engineering Sharif University of Technology Session #19.
HL-LHC Standards and Best Practices Workshop (11-13 June 2014)
Model Continuous Workstation Monitor, Dual Wire ©Copyright 2003 DESCO INDUSTRIES INC.
Chip Carrier Package as an Alternative for Known Good Die
5/24/2016 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Defects, Failures and Faults.
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
MIL-STD-883 MIL-STD-202 IEC STD JEDEC STD MIL-STD-810 MIL-HDBK-781
Crosscutting Laboratories For better Comprehension and Retention Steve Larson Lawrence Beaty HI TEC July 2014.
Items for Discussion Chip reliability & testing Testing: who/where/what ??? GBTx radiation testing GBTx SEU testing Packaging – Low X0 options, lead free.
STEEL PLATE AND SECTION Group C DMS(DO). QUESTION What are the requirements of ship hull material and what are the various methods for testing the quality.
Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
Kanwalpreet Kaur Communication subsystem & Integration subsystem.
Reliability Engineering
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
Element 1 Factors affecting quality and reliability of electronic products 1.1Factors affecting quality are identified, their causes described, and methods.
EENG 2610: Circuit Analysis Class 10: Capacitors and Inductors
IPC Stress Relief Lands and terminals shall be located by design so that components can be mounted or provided with stress relief bends in.
Why Thermal Management? References: Sergent, J., and Krum, A., Thermal Management Handbook for Electronic Assemblies, McGraw-Hill, 1998 And Yeh, L.T.,
SAC Aging III Idea Stage Project Richard J. Coyle HDP User Group Member Meeting Host: Engent Atlanta Ga, USA Sept 9, 2015 © HDP User Group International,
Process Control during Wafer Design and Production.
Machine Design I (MCE-C 203) Mechatronics Dept., Faculty of Engineering, Fayoum University Dr. Ahmed Salah Abou Taleb Lecturer, Mechanical Engineering.
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
STANDARDS. An overview of: IEC : International Electro-technical Commission ISO : International Organization for Standardization UL : Underwriters Laboratories.
Intel Job Process for Reliability Team Attend the Tech Talk Send your resume directly to ntel.com and ntel.com
DMSMS Kissimmee, Florida December 2 nd – 5 th, 2013 Joseph L. Holt Vice President Business Development Integra Technologies LLC 3450 N Rock Road Building.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
CORP3397 Clarification Meeting Technical Evaluation of Meters Enquiry Date: 5 February 2016 Presenter: Mohamed Omar.
05-1 Digital Integrated Circuits 05: Advanced Fabrication & Lithography Revision
Update on Pb-free Electronics in Military Systems David Locker.
Hipot Testing 101.
Sierra Assembly Technology Inc.
CHAPTER 2 Pipeline Coatings.
IPC-A-610E SOLDERING.
Metallic Bonding Topic 4.4.
Aya Fukami, Saugata Ghose, Yixin Luo, Yu Cai, Onur Mutlu
Introduction to Scanning Electron Microscope by Sameer S
Martin Shaw – Reliability Solutions
ESP System Standards October 3rd, 2015 Norman W. Ritchie.
Electronic Assembly Quality and Standards
Photovoltaic Systems Engineering
Receptacle Classifications
Machine Design What is the importance of Machine Design for engineers? What is Machine Design? Creation of new and better machines AND Improving existing.
Introduction to CMOS VLSI Design Chapter 3: CMOS Processing Technology
Martin Shaw – Reliability Solutions
GLAST Large Area Telescope
Know the various types of cable connectors!
Presentation transcript:

Bridging Theory in Practice Transferring Technical Knowledge to Practical Applications

Semiconductor Reliability

Intended Audience: Electrical engineers desiring a brief overview of the various semiconductor reliability tests Topics Covered: What is semiconductor reliability? What stress tests exist for semiconductors? What are the stress tests actually testing for? Expected Time: Approximately 30 minutes

Semiconductor Reliability What Is Semiconductor Reliability? Overview of Semiconductor Stress Tests

Semiconductor Reliability What Is Semiconductor Reliability? Overview of Semiconductor Stress Tests

What Is Reliability? From Merriam-Webster: reliability (noun) 1 :the quality or state of being reliable 2 :the extent to which an experiment, test or measuring procedure yields the same results on repeated trials reliable (adjective) 1 :suitable or fit to be relied on : dependable 2 :giving the same result on successive trials

A Reliable Dependable Semiconductor Device … “…is capable of passing the specified stress tests and thus can be expected to give a certain level of quality...”

What Is Needed to Specify a Reliable Semiconductor Device? An expected quality level Stress tests which provide a level of confidence to meeting the expected quality level

Semiconductor Reliability What Is Semiconductor Reliability? Overview of Semiconductor Stress Tests

Sources of Semiconductor Stress Tests Categories of Semiconductor Stress Tests Specific Stress Tests

Sources of Semiconductor Stress Tests JEDEC (Joint Electron Device Engineering Council) EIAJ (Electronic Industries Association of Japan) MIL-883-STD (Department of Defense) Underwriters Laboratories IPC (Formerly Institute of Interconnecting and Packaging Electronic Circuits) AEC (Automotive Electronics Council) JEDEC (Joint Electron Device Engineering Council) EIAJ (Electronic Industries Association of Japan) MIL-883-STD (Department of Defense) Underwriters Laboratories IPC (Formerly Institute of Interconnecting and Packaging Electronic Circuits) AEC (Automotive Electronics Council) All of these are referenced by AEC-Q100

Categories of Semiconductor Qualification Tests (AEC-Q100) Accelerated Environment Stress Tests Accelerated Lifetime Simulation Tests Package Assembly Integrity Tests Electrical Verification Tests

Accelerated Environment Stress Tests Preconditioning (JESD22-A113) – Represents typical industry multiple solder reflow operation Temperature Humidity Bias (JESD22-A101,A110) – Evaluates penetration of moisture while device is biased – Failures include metal corrosion Autoclave (JESD22-A102,A118) – Evaluates penetration of moisture under high temperature and pressure – Failures include metal corrosion and mobile contaminant collection Temperature Cycling (JESD22-A104) – Evaluates ability to withstand stresses due to temperature changes – Failures include die/package cracks, wire breaks, bond lifts Power Temperature Cycling (JA105) – Very rigorous evaluation of temperature changes while device is biased – Failures include die/package cracks, wire breaks, bond lifts High Temperature Storage (JA103) – Evaluates effect of long term affects of temperature without bias applied – Failures include oxidation of metal and inter-metallic shorts

Accelerated Lifetime Simulation Tests High Temperature Operating Life(JESD22-A108) – Evaluates reliability over extended period of time – Failures include dielectric breakdown, electromigration, ion contamination Early Life Failure Rate (AEC-Q ) – Evaluates infant mortality rate – Failures include dielectric breakdown, electromigration, ion contamination NVM Endurance and Data Retention (AEC-Q ) – Evaluates memory ability to retain data and sustain data changes – Failure due to data bit(s) retention

Package Assembly Integrity Tests Wire Bond Shear (AEC-Q ) – Evaluates ability to withstand a horizontal push (shear) to the wire bond Wire Bond Pull (MIL-883-STD Method 2011) – Evaluates ability to withstand a vertical pull to the wire bond Solderability (JESD22-B102) – Evaluates ability of package to be soldered to another surface Physical Dimensions (JESD22-B100,B108) – Evaluates ability to meet package drawing Solder Ball Shear (AEC-Q ) – Evaluates ability to withstand a horizontal push (shear) to solder ball Lead Integrity (JESD22-B105) – Evaluates ability of leads to withstand bending during assembly or rework

Electrical Verification Tests Electrostatic Discharge Human Body Model (AEC-Q ) – Evaluates ability to withstand high voltage through a resistance Electrostatic Discharge Machine Model (AEC-Q ) – Evaluates ability to withstand high voltage directly Latch-Up (AEC-Q ) – Evaluates ability to withstand high current injection Electromagnetic Compatability – Determines if electromagnetic radiations might be excessive

Semiconductor Reliability What Is Semiconductor Reliability? Overview of Semiconductor Stress Tests

References AEC Q-100 MIL-883-STD Semicon Far East ( JEDEC (

Semiconductor Reliability Graphic

Thank you!