Digital Interfacing.

Slides:



Advertisements
Similar presentations
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Advertisements

INPUT-OUTPUT ORGANIZATION
Chapter 8 Programable Interface Chips Principles of Microcomputers 2014年12月10日 2014年12月10日 2014年12月10日 2014年12月10日 2014年12月10日 2014年12月10日 1.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Design of Microprocessor-Based Systems Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology I/O System Design.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
8255 – PROGRAMMABLE PARALLEL
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
Processor System Architecture
EDUSAT SESSION FOR ADVANCED MICROPROCESSOR (EC54) Date: Session VII Topic: Programming Examples Faculty: Anita Kanavalli MSRIT.
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
Microcomputer & Interfacing Lecture 3
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
Practical Session No. 10 Input &Output (I/O). I/O Devices Input/output (I/O) devices provide the means to interact with the “outside world”. An I/O device.
Factorial of a number data segment x1 db 4 fact dw ? data ends
INPUT-OUTPUT ORGANIZATION
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
CPU Interfacing Memory.
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Input/Output Interface Circuits and LSI Peripheral Devices
BIOS and DOS Programming in DOS INT 10 and 21H. Interrupts There are some extremely useful subroutines within BIOS or DOS that are available to the user.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Applications of PPI A/D - Temperature Sensor. Analog to Digital.
String-Introduction String is a series of bytes or a series of words in sequential memory locations. Index registers - SI (Data segment) - DI (Extra segment)
Practical Session 11 Computer Architecture and Assembly Language Input &Output (I/O)
ECE291 Computer Engineering II Lecture 12 Josh Potts University of Illinois at Urbana- Champaign.
Lecture 14 Basic I/O Interface Presented By Dr. Shazzad Hosain Asst. Prof. EECS, NSU.
Programmable Peripheral Interface Parallel port Interface 8255
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
PPI-8255.
EE3721 Computer System Principles
Programmable Interrupt Controller (PIC)
UNIT-IV 8255 PPI Various Modes Of Operation Interfacing To 8086.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Basic I/O Interface Fixed Address Variable Address
Basic LED Interface.
Parallel I/O. Introduction This section focuses on performing parallel input and output operations on the 68HC11 3 operation types – Simple, blind data.
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
ECE291 Computer Engineering II Lecture 16 Josh Potts University of Illinois at Urbana- Champaign.
8255:Programmable Peripheral Interface
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
Practical Session 11 Computer Architecture and Assembly Language Input &Output (I/O)
Types of format of data transfer
Seminar On 8085 microprocessor
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255: Programmable Peripheral Interface (PPI)
COURSE OUTCOMES OF MICROPROCESSOR AND PROGRAMMING
Diagram of microprocessor interface with IO devices
8254 – SOFTWARE PROGRAMMABLE TIMER
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
I/O Interfacing CSE 2312 Maher Al-Khaiyat.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Parallel communication interface 8255
Microprocessor Lab CSL1543 0:0:2
Programmable Peripheral Interface
82C55 Programmable Peripheral Interface
8255 – PROGRAMMABLE PARALLEL
Microprocessor Lab CSL1543 0:0:2
Assembly Language Programming
Programmable Peripheral Interface
Computer Architecture and Assembly Language
8255 – PROGRAMMABLE PARALLEL
The Programmable Peripheral Interface (8255A)
Presentation transcript:

Digital Interfacing

Intel 8255 PPI I/O port chip used for interfacing I/O devices with microprocessor. Very commonly used peripheral chip which is available on 8086 motherboard. Acts an interface between the peripheral device and the 8086. Has 3 i/o ports namely port A,port B,port C to transfer parallel data,each of 8 bit. Port C is used as 2 4-bit ports(independent halves) or to produce handshake signals for A and B. I/O signals classified into 2 groups Group A: PA7-PA0 and PC4-PC7 Group B : PB7-PB0 and PC0-PC3

Methods of Passing Parallel Data a)Simple i/o b)Simple strobe valid data will be present on an external device only at certain time,so it must be read at that time. Ex:When a key is pressed,circuit in keyboard sends out corresponding ASCII code on 8 parallel data lines and sends a strobe signal on another line to indicate valid data is present on data lines. For high speed data transfer,the sender will send data bytes faster than receiving system could read them. Hence handshake scheme is used.

c)Single Handshake I/O(Strobed I/O) Peripheral device outputs some parallel data and send STB’ signal to MP. MP detects STB’ signal and sends ACK to peripheral to indicate data has been read and peripheral can sent next byte of data. Handshaking ensures that peripheral device does not send data until receiving system indicates with an ACK that it is ready to receive next byte. d)Double Handshake I/O The sender asserts STB’(low) and the receiver raises its ACK. The external device then send data byte and raises its STB’ and receiver reads the data and drop ACK.

HANDSHAKE INPUT DATA TRANSFER SIGNAL DIRECTIONS MICRO- PROCESSOR PORT DEVICE PERIPHERAL PARALLEL DATA LINES STB ACK

8255 block diagram

8255 Operational Modes a)Mode 0: Simple Input or Output Ports A, B are used as two simple 8-bit I/O ports,port C as two 4-bit ports. Each port can be programmed to function as simply an input port or an output port. Ports don’t have handshake or interrupt capability. If both port A and B are set to mode 0,then 2 halves of port C can be used together as an additional 8-bit port.

b)Mode 1: Input or Output with Handshake handshake signals are exchanged between the MPU and peripherals prior to data transfer. The features of the mode include the following: Two ports (A and B) function as 8-bit I/O ports.They can be configured as either as input or output ports. Each port uses three lines from port C as handshake signals. The remaining two lines of Port C can be used for simple I/O operations.

c)Mode 2: Bidirectional Data Transfer used primarily in applications such as data transfer between two computers. Port A can be configured as the bidirectional port,Port B either in Mode 0 or Mode 1. Port A uses five signals from Port C as handshake signals for data transfer.(PC3-PC7) The remaining three signals from port C can be used either as simple I/O or as handshake for port B. Only portA can be initialized in this mode.

8255 control word format

1.Display Interfacing data segment base_address equ 0c800h porta equ base_address+00h portb equ base_address+01h portc equ base_address+02h control equ base_address+ 03h fire db 0,0,79h,50h,06h,71h data ends code segment assume cs:code,ds:data start : mov ax,data mov ds,ax mov al,80h mov dx,control out dx,al disp1: mov di,1000 dispfire: mov si,offset fire call display call delay dec di jnz dispfire mov al,0bh int 21h or al,al; cmp al,’ff’ jz disp1 ; jnz disp1 mov ah,4ch display proc near

mov dx,portc mov al,07h;to erase previous data out dx,al ;mov cx,06h mov bl,00 disp2 :mov al,bl mov dx,porta lodsb call delay inc bl cmp bl,05 jle disp2 ret display endp delay proc near mov cx,0fff1h l1:dec cx jnz l1 ret Delay endp code ends end start

2.Logic Controller Interfacing jae dispff mov dx,pa mov al,00 out dx,al jmp delay dispff: mov dx,porta mov al,0ffh delay: mov cx,0fff1h lp: dec bx jnz lp mov ah,0bh int 21h or al,al jz rpt Mov ah,4ch Int 21h data segment base_address equ 0c800h porta equ base_address +00h portb equ base_address +01h portc equ base_address +02h ctrl equ base_address +03h data ends code segment assume cs:code, ds:data start: mov ax,data mov ds,ax mov dx,ctrl mov al,82h ; pa o/p port,pb i/p out dx,al rpt: mov dx,portb in al,dx cmp al,1