Status of the LANSCE Upgrade LA-UR-03-3378 Eric Bjorklund.

Slides:



Advertisements
Similar presentations
Dicembre 2009SPES Control System Group Acquisition using VME boards Conforto Nicola.
Advertisements

Status of the beam diagnostics for the SPES project Conforto NicolaSPES Control System GroupMarzo 2010.
HARDWARE Rashedul Hasan..
Mark Heron Diamond Light Source Oct 2007 EPICS EPICS Interface to the Libera Electron Beam Position Monitor.
26-Sep-11 1 New xTCA Developments at SLAC CERN xTCA for Physics Interest Group Sept 26, 2011 Ray Larsen SLAC National Accelerator Laboratory New xTCA Developments.
LEDA Instrumentation Environment Bob Dalesio May 12, 2000.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
ESODAC Study for a new ESO Detector Array Controller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Workshop Goals MICE Controls and Monitoring Workshop September 25, 2006 A. Bross.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Stephanie Allison Integration with the SLC Control Oct 27, Introduction Demo SLC-Aware IOC Plans for Next 12 Months.
Dayle Kotturi SLC April 29, 2004 Outline Motivation Key Components Status Update SLC / EPICS Timing Software Tasks Hardware.
 A system consisting of a number of remote terminal units (or RTUs) collecting field data connected back to a master station via a communications system.
Data Acquisition and Control Systems HYTEC ELECTRONICS LIMITED Motor Control and Power Drive Support Graham Cross.
14 Nov 2000G3/FlexIO/PLC5/VSIOD8 Carl Lionberger 1 EPICS Support for G3/FlexIO/PLC5/VSIOD8 Carl Lionberger Group3™ optical-fiber-connected I/O AB FlexIO™
Stanford Linear Accelerator Center Next Linear Collider Test Accelerator EPICS Support S. Allison, R. Chestnut, M. Clausen, K. Luchini.
BI SW for LINAC4 On behalf of BE/BI/SW BI software development process Specifications List of BI Systems – Not covered: PSB ring systems Conclusions Lars.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
MICROPROCESSOR INPUT/OUTPUT
CRIO as a hardware platform for Machine Protection. W. Blokland S. Zhukov.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
8 May 2001EPICS Group3 Carl Lionberger1 EPICS Support for Group3 Control System Carl Lionberger Group3™ optical-fiber-connected I/O Software and operational.
LabVIEW in 3 Hours. What is Test & Measurement? Keypad Functionality Keypad Functionality LCD Testing LCD Testing Sound Quality Sound Quality Acoustic.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
SNS Integrated Control System SNS Timing Master LA-UR Eric Bjorklund.
Dec 8-10, 2004EPICS Collaboration Meeting – Tokai, Japan MicroIOC: A Simple Robust Platform for Integrating Devices Mark Pleško
LANSCE Timing Requirements LA-UR Eric Bjorklund.
Running EPICS on NI CompactRIO Initial Experience Eric Björklund (LA-UR )
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
Grzegorz Jablonski, Technical University of Lodz, Department of Microelectronics and Computer Science XFEL-LLRF-ATCA Meeting, 3-4 December 2007 XFEL The.
Final Review of ITER PBS 45 CODAC – PART 1 – 14 th, 15 th and 16 th of January CadarachePage 1 FINAL DESIGN REVIEW OF ITER PBS 45 CODAC – PART 1.
LLRF-05 Oct.10,20051 Digital LLRF feedback control system for the J-PARC linac Shin MICHIZONO KEK, High Energy Accelerator Research Organization (JAPAN)
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
Beam diagnostics in the beamlines
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Managed by UT-Battelle for the Department of Energy SNS BLM System Overview Detectors, Measurements, Simulations Alexander Zhukov Saeed Assadi SNS/ORNL.
Modes of transfer in computer
Timing Requirements for Spallation Neutron Sources Timing system clock synchronized to the storage ring’s revolution frequency. –LANSCE: MHz.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Fast Fault Finder A Machine Protection Component.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
F Beam Line Tuners Vic Scarpine Instrumentation DoE Review Oct 28-31, 2002.
LANSCE Master Pattern Generator Eric Björklund LANSCE-8 Controls Software (LA-UR )
Fast feedback, studies and possible collaborations Alessandro Drago INFN-LNF ILCDR07 Damping Rings R&D Meeting 5-7 March 2007.
1. EPICS IOC on CompactRIO EPICS Collaboration Meeting Fall 2011.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
June 7, 2004Karen Dow CODA at Bates BLAST Data Acquisition.
Operated by Los Alamos National Security, LLC for the U.S. Department of Energy's NNSA UNCLASSIFIED LANSCE Beam Diagnostics R&D Presented by James Sedillo.
The recent history and current state of the linac control system Tom Himel Dec 1,
Managed by UT-Battelle for the Department of Energy SCL Vacuum Control System Upgrade Derrick Williams
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
PROGRAMMABLE LOGIC CONTROLLER
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Programmable Logic Controller & Distributed Control System Yoon-Je Choi 17 th June 2006.
Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.
S. Smith LCLS Facility Advisory October 12, Beam Position Monitors Facility Advisory Committee October 12, 2006.
Fermilab Control System Jim Patrick - AD/Controls MaRIE Meeting March 9, 2016.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
SLC-Aware IOC LCLS Collaboration Jan 26, 2005
ATF/ATF2 Control System
Programmable Logic Controllers (PLCs) An Overview.
Next Linear Collider Test Accelerator and EPICS
quadEM: New Beam Position Monitor & Electrometer Hardware and Software
LIU BWS Firmware status
Presentation transcript:

Status of the LANSCE Upgrade LA-UR Eric Bjorklund

History LANSCE began life in 1972 as “LAMPF”  an 800 MeV proton accelerator for studying mesons. Storage ring added in Principle focus changed from mesons to neutrons in First control system upgrade ( ) –Change from centralized system based on SEL-840 (DTL-logic) computer to distributed VAX-based system. Second control system upgrade ( ?) –Started with conversion of storage ring controls to EPICS

Present Status All the easy parts have been done. –17 IOCs –10,069 PV’s (6,447 hardware channels) –484 dm screens –101 tcl/tk screens –13 java app’s Remaining “hard” parts –Diagnostics Harps Wire Scanners Emittance –Timing –RICE

What Is RICE, And Why Is It Hard? RICE = R emote I nstrumentation & C ontrol E quipment –The original data acquisition front-end for LAMPF. Approximately 10,200 channels are still connected. –(about 60% of the total hardware channels)

RICE Features Analog Input –12 Bit ADC –~64 channels/module Analog Output –Stepper-motor controlled pots –~25 channels/module Binary Input –~144 channels/module (12 words) Binary Output –~48 channels/module (4 words) –Latched to readback channels Fast Protect Status –12 channels/module (Binary Word 8) Typical RICE Module

RICE Architecture Star configuration –Up to 127 modules. –72 modules currently in use. Serial communication lines from RICE Interface Unit (RIU) to RICE modules. RIU issues parallel read requests. –Provides transverse snapshot of accelerator. –“Vector Data” –Fast Protect status read this way Read requests can be delayed relative to the start of the machine cycle. –“Timed Data” Read requests can be queued for machine cycles with specific beam gate configurations. –“Flavored Data” RIU Ethernet Timing Signals

RICE Special Features Timed Data –Any channel can be sampled at any time in the machine cycle –Poor-Man’s “Scope Trace” by sampling the signal over several cycles at successive time increments. –“Non-RF” tag allows us to sample outside the RF gates. (eliminates RF noise on signals that are supposed to be stable) Flavored Data –Any channel can be sampled on a cycle with any arbitrary combination (present/absent/don’t care) of beam gates. –3 96 (~6 x ) possible “flavors”. –Not all of these flavors are useful. Vector Data –Transverse snapshot of all the data on a particular channel. –Fast Protect trips reported this way. Any combination of the above

The “Easy” Part of RICE About 9,000 of the existing RICE channels (88%) don’t require any of the RICE special features (timed / flavored / vectored) –May still need to worry about “Non-RF” Plan in progress to replace binary input, binary output, analog output, and “easy” analog input channels with Allen-Bradley Control-Logix PLCs. –Binary Input:1756-IB32 –Binary Output:1756-OW16I/A –Analog Input:1756-SC-IF8U –Analog Output:AMCI-3202/AMCI-3204 (stepper motor controller) Proof-of-Principle experiment during 2002 run cycle. –All binary I/O from one RICE module (except Fast-Protect) replaced with Allen-Bradley. M.Oothoudt, et al., “The LANSCE RICE Control System Upgrade”, (LA-UR ) Proceedings 20 th Particle Accelerator Conference, May 2003, Portland OR, USA

The “Easy” Part of the “Hard” Part of RICE Fast-Protect being broken out into a separate system. Most of the “Timed” channels only use a single (default) time and flavor. An intelligent, 14-bit, 8 channel, 10 MHz, VME waveform digitizer board is being developed for a new Low-Momentum Detector application. –Rob Merl, et al., “A Multiwire Proportional Chamber System for Monitoring Low Momentum Beam In Accelerators”, (LA-UR ) Proceedings 20 th Particle Accelerator Conference, May 2003, Portland OR, USA Idea is that this board can be adapted to handle timed data, either by external trigger, or picking the desired data point out of the waveform. –Rob Merl, et al., “High Speed EPICS Data Acquisition and Processing on One VME Board”, (LA-UR ) Proceedings 20 th Particle Accelerator Conference, May 2003, Portland OR, USA

The Hard Part of the Hard Part of RICE Flavored Data: –May need special record support. Vector Data: –Do we need time-correlated data from PLCs? General Timed/Flavored Data Problem: –Each application wants to pick its own time and flavor. –Change time/flavor spec on a per-read basis. –No vocabulary for this in channel access.