Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics &

Slides:



Advertisements
Similar presentations
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
Advertisements

Custom Implementation of DSP Systems School of Electrical and
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Interconnect and Packaging Lecture 2: Scalability
Introduction to Analog-to-Digital Converters
1 High Speed Fully Integrated On-Chip DC/DC Power Converter By Prabal Upadhyaya Sponsor: National Aeronautics and Space Administration.
Introduction to Op Amps
Pulse Width Modulation (PWM) LED Dimmer Circuit
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
Applying the Furaxa IP Core to UltraWideBand A novel method of pulse generation yields dramatic engineering, manufacturing and market advantages.
PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.
Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,
Microwave Engineering/Active Microwave Devices 9-13 September Semiconductor Microwave Devices Major Applications Substrate Material Frequency Limitation.
Self-Biased, High-Bandwidth, Low- Jitter 1-to-4096 Multiplier Clock Generator PLL Based on a presentation by: John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie.
A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,
Radar and EW Sub-Systems Saurabh Sinha Thursday, 27 August 2015 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical,
04/26/05 Anthony Singh, Carleton University, MCML - Fixed Point - Integer Divider Presentation #2 High-Speed Low Power VLSI – Prof. Shams By Anthony.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
Chapter 19 Electronics Fundamentals Circuits, Devices and Applications - Floyd © Copyright 2007 Prentice-Hall Chapter 19.
RF ICs and mm-Wave ICs Saurabh Sinha, PhD (Eng)
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Kuang-Yu,Li 2013 IEE5011 –Autumn 2013 Memory Systems Duty Cycle Correctors (DCC) In GDDR5 SDRAM Kuang-Yu, Li Department of Electronics Engineering National.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
Radar and EW Sub-systems Saurabh Sinha Microelectronics & Electronics Group University of Pretoria, South Africa Thursday, 15 October 2015 Departement.
Virginia Polytechnic Institute and State University Bradley Department of Electrical and Computer Engineering 1.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ IWSM 2001Sam, Chandrakasan, and Boning – MIT Variation Issues in On-Chip Optical Clock Distribution S. L.
Physical Layer Update – EWG Presenting: Ian Colloff, EWG.
Buffer-On-Board Memory System 1 Name: Aurangozeb ISCA 2012.
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Junfeng Zhou Wim Dehaene Update of the “Digital EMC project”
Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase,
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
A GHz Fourth-Harmonic Voltage-Controlled Oscillator in 130nm SiGe BiCMOS Technology Yang Lin and David E. Kotecki Electrical and Computer Engineering.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
A 1-V 2.4-GHz Low-Power Fractional-N Frequency Synthesizer with Sigma-Delta Modulator Controller 指導教授 : 林志明 教授 學生 : 黃世一 Shuenn-Yuh Lee; Chung-Han Cheng;
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
1 Microwave Semiconductor Devices Major Applications Substrate Material Frequency Limitation Device Transmitters AmplifiersSi, GaAs, InP< 300 GHzIMPATT.
Tod Dickson University of Toronto June 9, 2005
1 Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s Tod Dickson University of Toronto June 24, 2005.
1 Strategies for Coping with Non-linear and Non-time Invariant Behavior for High Speed Serial Buffer Modeling Richard Mellitz Results from DesignCon2008.
1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Low-Power and High-Speed Interconnect Using Serial Passive Compensation Chun-Chen Liu and Chung-Kuan Cheng Computer Science and Engineering Dept. University.
Delay-based Spread Spectrum Clock Generator Subramaniam Venkatraman Matthew Leslie University of California, Berkeley EE 241 Final Presentation May 9 th.
ELEC 7950 – VLSI Design and Test Seminar
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
TITLE: 555 Timer OM INSTITUTE OF TECHNOLOGY Subject: Analog Electronics ( ) Semester: 03 Prepared By:
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Adiabatic Technique for Energy Efficient Logic Circuits Design
FUNCTION GENERATOR.
A Digital Pulse Processing System Dedicated to CdZnTe Detectors
The Role of Light in High Speed Digital Design
UNIT-8 INVERTERS 11/27/2018.
A Large Swing, 40-Gb/s SiGe BiCMOS Driver with Adjustable Pre-Emphasis for Data Transmission over 75W Coaxial Cable Ricardo A. Aroca & Sorin P. Voinigescu.
TLK10xxx High Speed SerDes Overview
A New Design Approach for High-Throughput Arithmetic Circuits for Single-Flux-Quantum Microprocessors Masamitsu Tanaka, Nagoya Univ., JSPS Co-workers:
COPING WITH INTERCONNECT
Interconnect and Packaging Lecture 2: Scalability
Presentation transcript:

Reducing jitter utilising adaptive pre-emphasis FIR filter for high speed serial links Marius Goosen Supervisor: Prof. Saurabh Sinha Microelectronics & Electronics Group Thursday, 16 April 2015 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Agenda Background High speed serial links on copper channels Frequency dependant distortion Deterministic jitter Adaptive pre-emphasis Pilot signaling and peak detection Simulation results Experimental results Conclusion 2

Background M-data lines combined into a high speed serial data line Less skew between lines Higher bandwidth capability Lower pin count and cost of implementation Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 3

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha High speed serial links ReferenceData rateTechnologyPre-emphasis [1]1 Gb/sCMOSNone [2]5 Gb/sCMOS3-tap [3]10 Gb/sCMOS5-tap [4]10 Gb/sBiCMOSNone [1] C.Y. Yang and Y. Lee, “A 0.18 μm CMOS 1 Gb/s serial link transceiver by using PWM and PAM techniques”, IEEE International Symp. on Circuits and systems, Vol. 2, pp , Kobe, May [2] C.H. Lin, C.H. Wang and S.J. Jou, “5 Gbps serial link transmitter with pre-emphasis”, IEEE Proc. of the 2003 Asia South Pacific design automation conf., Kitakyushu, pp , Jan [3] M. Li, T. Kwasniewski, S. Wang and Y. Tao, “A 10 Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18μm CMOS technology”, IEEE Proc. of the 2005 Asia South Pacific design automation conf., Shanghai, pp , Jan [4] D.J. Friedman, M. Meghelli, B.D. Parker, J. Yang, H.A Ainspan, A.V. Rylyakov, Y.H. Kwark, M.B. Ritter, L. Shan, S.J. Zier, M. Soma and M. Soyuer, “SiGe BiCMOS integrated circuits for high speed serial communication links”, IBM J. Res. & Dev., Vol 47, No 2/3, Mar

Frequency dependant distortion: Package parasitics Introduces frequency dependant devices 5 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Inductance a problem: Thicker bond wires Use multiple bond wires Use tape bonding ≈ fF ≈ 1 nH/mm

Frequency dependant distortion: Copper backplane channel ● Copper channel loss: Conductor loss due to skin effect: Where R skin represents a frequency dependent resistor attenuating the signal: Loss due to dielectric: Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 6

Frequency dependant distortion: Copper backplane channel ● ● 7 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Frequency dependant distortion: Channel response Loss of GHz Severe frequency dependent distortion 8

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Deterministic jitter Deterministic jitter: –Duty cycle distortion –Data dependent jitter DDJ caused by this frequency dependent distortion DDJ causes uncertainty in pulse edges 9 Unit interval Ideal sampling instant Error region

Pre-emphasis and implementation Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 10 I TAP0 I TAP1 I TAPN

Adaptive pre-emphasis 11 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Conventional pre-emphasis –Externally adjustably filter taps –Fixed filter taps Adaptive pre-emphasis –Automatically finds optimal filter taps –Does not require a characterised channel Requires characterised channel

Pilot signaling and peak detection ● 12 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Pilot signaling and peak detection ● ● Representing the channel and FIR filter as impulse response For the first pilot signal: For the second pilot signal: 13 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Design and implementation overview 14 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha 7 μA / 0.35 mV

Mathematical simulation results ● 15 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Mathematical simulation results ● ● 16 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Mathematical simulation results ● ● ● 17 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Circuit simulation results ●

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Circuit simulation results ● ● 19

Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha Experimental results ● μm x 670 μm 340 μm x 160 μm Approximately 1600 transistors Area = 0.725mm 2 4 mm

Experimental results ● ● 21 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha TX RX OUT+ OUT- Shift IN Shift OUT ADJ OUT EOC IN CLK DATA ADJ OUT IN-IN+ 2 Biasing pads 4 Biasing pads 11 cm 11.5 cm

Experimental results ● ● ● Transmitter –Working with a single filter tap –14 % smaller swing –Unable to move to other states Receiver –Pulses generated from TX signals –Correct pulse width – too low amplitude to switch CMOS logic 22 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha ADJ SFT

Experimental results ● ● ● ● Pulse generation circuit depends on an RC time constant –Used in a feedback loop –R determines: Charge rate Discharge rate –R  Biased PMOS transistor Achieve constant charge and discharge rate Too slow, hence CMOS output buffer not properly switched. Corner analysis 23 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Experimental results ● ● ● ● Static power dissipation –Transmitter Power dissipation = 36 mW –Calculated ≈ 32.5 mW (with one active filter tap) –Receiver Power dissipation = 19.8 mW –Calculated ≈ 18 mW 24 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha SpeedSwingFilter tapsPower Simulated5 Gb/s300 mV6< 70 mW 10 Gb/s200mV6< 70 mW

Conclusion Possible “easy” solution for bandwidth problems –One button high speed serial link Speed tests still need to be performed Pulse generation circuit should be redesigned –Produce higher integrity signal 2 international IEEE conference articles –M.E. Goosen, S. Sinha, A. Müller and M. du Plessis, “A low switching time transmitter for high speed adaptive pre-emphasis serial links,” Proc. of IEEE CAS 2009, pp , Sinaia, Oct –M.E. Goosen and S. Sinha, “Analysis of Adaptive FIR Filter Pre-emphasis for High Speed Serial Links,” Proceedings: IEEE Africon 2009, Sept. 2009, Nairobi, Kenya. 1 local conference article –M.E. Goosen and S. Sinha, “Adaptive FIR filter pre-emphasis for high speed serial links,” Proc. of the South African conf. on semi and superconductor technology (SACSST), Stellenbosch, pp , 8-9 April International Journal paper submission 25 Departement Elektriese, Elektroniese & Rekenaar-Ingenieurswese Department of Electrical, Electronic & Computer Engineering Kgoro ya Merero ya Mohlagase, Elektroniki & Bointšinere bja Khomphutha

Feedback/questions Marius Goosen Carl & Emily Fuchs Institute for Microelectronics Dept. Electrical, Electronic & Computer Engineering University of Pretoria Pretoria 0002 Tel: +27-(12) Acknowledgement The authors would like to thank ARMSCOR, the Armaments Corporation of South Africa Ltd, (Act 51 of 2003) for sponsoring this study.