Presenter Information: Wallace Scott Military & Space Products, Texas Instruments 6412 Highway 75 South, MS 860 Sherman, Texas 75090, USA Phone (903)-868-6448Fax.

Slides:



Advertisements
Similar presentations
Chapter 9 Bootloader.
Advertisements

IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
Jared Casper, Ronny Krashinsky, Christopher Batten, Krste Asanović MIT Computer Science and Artificial Intelligence Laboratory, Cambridge, MA, USA A Parameterizable.
Mohammed Yousef Abd El ghany, Faculty of Eng., Comm. Dep., 3rd year. Digital Signal Processor The Heart of Modern Real-Time Control Systems.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Slide 1 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are.
1 2015/5/18 Digital Signal Processor /5/18 Analog to Digital Shift.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
Introduction.
Chapter 9 Bootloader. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 9, Slide 2 Learning Objectives  Need for a bootloader.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel October 6 th 2005.
HIGH-SPEED VLSI TESTING WITH SLOW TEST EQUIPMENT Vishwani D. Agrawal Agere Systems Processor Architectures and Compilers Research Murray Hill, NJ
Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.
Computer Organization and Assembly language
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
MCU – Microcontroller Unit – 1 MCU  1 cip or VLSI core – application-specific.
Microprocessor Block Diagram
Todd Moore for the DES CollaborationPS TalkJune 13 th, DES DHE CRATE SYSTEM MANAGEMENT & CONTROL Todd Moore University of Illinois, at Urbana-Champaign.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Wireless Intelligent Sensor Modules for Home Monitoring and Control Presented by: BUI, Phuong Nhung, 裴芳绒 António M. Silva1, Alexandre Correia1, António.
DCH Requirements b Process at a rate fast enough to maintain all data storage and command handling tasks. b Have sufficient storage space to hold the OS,
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.
Micro processor and Micro Controllers
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
SC2005 Product Overview DTV Source Applications Broadband Entertainment Division July 2001.
J. Christiansen, CERN - EP/MIC
PetrickMAPLD05/BOFL1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results Session L: Birds of a Feather David Petrick 1, Wesley Powell.
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
Cypress Roadmap: Aerospace Memory
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
Developing Power-Aware Strategies for the Blackfin Processor Steven VanderSanden Giuseppe Olivadoti David Kaeli Richard Gentile Northeastern University.
Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Chapter 1 Introduction. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 1, Slide 2 Learning Objectives  Why process signals.
SHARC DSPs SHARC is a DSP architecture designed and fabricated by Analog Devices, Inc. As of Spring 2005, they manufacture and sell 22 DSPs based on the.
AT91 Products Overview. 2 The Atmel AT91 Series of microcontrollers are based upon the powerful ARM7TDMI processor. Atmel has taken these cores, added.
Design of DSP testing environment Performed By: Safovich Yevgeny Instructors: Eli Shoshan Yevgeni Rifkin הטכניון - מכון טכנולוגי לישראל הפקולטה.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
Chapter 13 – I/O Systems (Pgs ). Devices  Two conflicting properties A. Growing uniformity in interfaces (both h/w and s/w): e.g., USB, TWAIN.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
The Evolution of TMS, Family of DSP’s
FM6124-QG Summary Automatic Event Monitor Monitors 12 digital inputs Continuous monitoring for state changes Edge detection Micro Peripheral I2C interface.
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
R2E Availability October 17 th 2014 ADC and Common development options G. Spiezia.
Team 6. Guitar Audio Amplifier Audio Codec DSP Wireless Adapter Motor Array PC LCD Display LED Arrays Pushbutton or RPG Input Device
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
2D-Graphic Accelerator
HEI 16/32Bit RISC/DSP for Embedded System
Rad (radiation) Hard Devices used in Space, Military Applications, Nuclear Power in-situ Instrumentation Savanna Krassau 4/21/2017 Abstract: Environments.
ISUAL Associated Electronics Package
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
CS 286 Computer Organization and Architecture
Introduction.
ریز پردازنده. ریز پردازنده مراجع درس میکروکنترلرهای AVR برنامه نویسی اسمبلی و C محمدعلی مزیدی، سپهر نعیمی و سرمد نعیمی مرجع کامل میکروکنترلرهای AVR.
Chapter 1 Introduction.
Getting the Most Out of Low Power MCUs
Manual Robotics ..
Digital Signal Processors-1
Chapter 9 Bootloader.
Rad Hard Products for Satellites and Space
ADSP 21065L.
Presentation transcript:

Presenter Information: Wallace Scott Military & Space Products, Texas Instruments 6412 Highway 75 South, MS 860 Sherman, Texas 75090, USA Phone (903) Fax (903) Heavy Ion Induced Single Event Effects on a 32-Bit, Floating-Point Digital Signal Processor W.Scott, R.Joshi, R.Daniels, T.Linnebur, I.Khan, K.Settle (Texas Instruments), Dr. M.Shoga (Science Applications International Corporation - SAIC), Dr. M.Gauthier (ICS Radiation Technologies, Inc.)

The Single Event Effects (SEE) response of SMV320C6701, a 32-bit, floating-point digital signal processor (DSP) from Texas Instruments was tested with heavy ions. The processor was tested for Single Event Latch-up (SEL) and Single Event Upsets (SEU) at room and high temperature. An innovative test methodology and test flow developed for evaluating the SEU response of different functional blocks of the DSP are discussed. The SEU response of various functional blocks of the DSP at different (Linear Energy Transfer) LETs is also presented. Finally, based on the SEE response of the DSP, its potential use in different spacecraft orbits is described. Abstract

Test Device - SMV320C6701GLPW14  Advanced VelociTI TM very-long-instruction- word (VLIW) architecture  Up to 1120 MIPS and 840 MFLOPS at 140 MHz  1 Mbit On-Chip SRAM for fast program/data access  2 Multi-Channel Buffered Serial Ports (McBSPs) provide glueless connect to codecs & framers, full duplex operation, and support SPI and ST-Bus  -55°C to 125°C Tcase  429-pin CBGA package C6701 CPU DMA Controller Data Memory 64 KByte Program Memory 64 KByte EMIF McBSP 1 Timer 1 Timer 0 McBSP 0 Host Port Interface 16 32

Test Device – Key Parameters Design Features Process Features Library features Core Vdd1.8VStarting Substrate (Baseline for Class-V) EPI (3.5µm) Metal Levels 5 IO Vdd3.3VSTI Depth5000AFlip ChipYes Core Lpoly0.18µmPLLYes Core tox40A IO Lpoly0.45µm IO tox80A

Test Details Test Location: Texas A&M University Cyclotron Facility (TAMU-CF), College Station, Texas, USA Website: Test Date: May 18, 2004

SEE Test System Monitoring and Recording equipment  Texas Instruments 256-pin Automatic Test Equipment (ATE)  Monitor Supply currents (I/Os, Core, and PLL)  Automatic power-down when supply currents exceed user programmed limits  Event-Driven, exhaustive Functional and SCAN testing Translates to ~5-10 MHz test frequency  High-Speed (167 MHz) memory testing via internal-BIST (Built-In Self-Test)  Log parameters and fail counts

Continuity Continuity Open Pins Open Pins Open Supply Open Supply Short Pins Short Pins Short Supply Short Supply Functional Functional Boot Loading Boot Loading Cache Cache Functional Functional Data and Program Memory Data and Program Memory Functional Functional Data word sizes, DMA, EMIF Data word sizes, DMA, EMIF Multi-Channel Serial Ports Multi-Channel Serial Ports Power-down Mode Power-down Mode PLL PLL Functional Functional ATPG (JTAG) ATPG (JTAG) Memory - BIST Memory - BIST VDD-COREVDD-I/OVDD-PLL 1.4V2.35V 2.05V3.45V3.35V 1.6V3.14V 2.0V3.47V 1.5V3.63V SEE Test Flow

Continuity Supply Shorts Continuity Functional Verification Monitor Supply Currents SEE Test Flow NO SEL SEL Detection SEU Detection

SEU/SEFI Rate Estimation The environment models in CREME96 were used  Solar min & Solar Max for background rates  October 1989 Large Solar Flare for worst 5-minute, worst day, worst week event rates A shielding of 150 mils was assumed All heavy ion rates are for GEO orbit

EMIF, McBSP, DMA, Power Down Logic, Data Access Controller, Program/Cache Memory, Data Memory, Boot Modes Tests: 81Vectors: ~1.3 Million Upset Rate: 4.0E-03 upsets/day or ~250 days/upset SEU Characteristics

Program/Cache and Data Memory Program Access/Cache Controller and Data Access Controller Tests: 25Vectors: ~97k Upset Rate: 2.88E-04 upsets/day or ~3472 days/upset SEU Characteristics

Program/Cache Memory verification using BIST (167 MHz) Upset Rate: 3.47E-05 upsets/day or ~28837 days/upset SEU Characteristics

Data Memory verification using BIST (167 MHz) Upset Rate: 1.75E-04 upsets/day or ~5709 days/upset

SEU Characteristics CPU Tests: 49Vectors: ~32 Million Upset Rate: 6.24E-04 upsets/day or ~1603 days/upset

Summary and Conclusion SMV is not susceptible to SEL up to tested LET of 89 MeV-cm 2 /mg and max temperature of 125 ° C The DSP has an estimated worst-case SEU rate of 4.0E-03 upsets/device-day or ~250 days per upset (GEO orbit) The DSP did not show significant sensitivity to different bias voltages and temperatures

Summary and Conclusion (Cont.) The total gamma dose hardness level is 100 krad(Si) SMV is suitable for Space and for all spacecraft orbits (GEO, LEO, etc.) Proton upset rate estimation applicable for LEO orbits is underway