Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.

Slides:



Advertisements
Similar presentations
Analog to digital converter
Advertisements

Jordan Barry Victor Brzeski
The Industry’s Smallest 16 Bit ADC’s
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
Chung-Ta King National Tsing Hua University
Analog-to-Digital Converter (ADC) And
Sistemi Elettronici Programmabili13-1 MULTI OSC + CLOCK FILTER LVD POWER SUPPLY CONTROL 8 BIT CORE ALU PROGRAM MEMORY RAM I2CI2C PORT A SPI PORT B 16-BIT.
SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
ACR Systems Inc. ISO 9001 Registered World Class Data Loggers.
Instructor: Dr Aleksandar Milenkovic Lecture Notes
ECE 265 – LECTURE 14 Analog Signal Acquisition The A/D converters 5/14/ ECE265.
Data Acquisition Concepts Data Translation, Inc. Basics of Data Acquisition.
Analog to Digital Conversion. 12 bit vs 16 bit A/D Card Input Volts = A/D 12 bit 2 12 = Volts = Volts = 2048 −10 Volts = 0 Input Volts.
Analog Comparator Positive input chooses bet. PB2 and Bandgap Reference. Negative input chooses bet. PB3 and the 8 inputs of the A/D. ACME= Analog Comparator.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
1 Analog-to-Digital Converter (ADC). 2 ADC Features (1/3) ADC conversion rate 1 MHz and 12-bit resolution – 1µs conversion time at 56 MHz – 1.17µs conversion.
Analog to Digital Converters (ADC)
H. Huang Transparency No.11-1 The 68HC11 Microcontroller Chapter 11: 68HC11 Analog to Digital Converter The 68HC11 Microcontroller Han-Way Huang Minnesota.
MS_uC / dnd / V RTC - Real Time Clock Programming Microcontroller ADC – Analog Digital Converter Autumn term K Byte Burst Flash 64K or 96K.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
Lecture – 6 PIC18 Family Hardware Specifications 1.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 Clock Generator.
System Clocks.
1 ARM University Program Copyright © ARM Ltd 2013 Analog Interfacing.
Clock Options and Sleep Modes. Clock Sources Flash Fuse bits can be programmed to choose one of the following Clock sources: 1. External RC Osc. f = 1/(3RC).
AT91 Embedded Peripherals
Digital to Analogue Converter
Lecture 13 A/D Converter & D/A Converter. Outline Basic Operation Single Scan Mode Continuous Scan Mode Group Scan Mode Interrupt Sources Registers D/A.
ELE2MIC Lecture 21 The AVR Sleep Modes ATMEGA128’s Analog to Digital Converter –Features –Block Diagram –Clock Source –Input Sources –Interrupts –BandGap.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Prepared by Eng. Musa Alyaman1 Chapter Seven Chapter Seven PIC16F87x.
GameBoy Advance Programming Sound. Sound Basics The Digital Process A / D Fs D / A Sound pressure fluctuations Analog voltage Digital voltage Sampling.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
Renesas Electronics Corporation © 2010 Renesas Electronics America Inc. All rights reserved. RX 12 Bit Analog-to-Digital Converter A Rev /1/10.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Fast Fault Finder A Machine Protection Component.
8254 Timer.
1 Data-Converter Circuits A/D and D/A Chapter 9 1.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
Chapter 5 - Interrupts.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Lab 3: ADC.
Device Overview 1.  The advantages of all PIC18Fxxxx microcontrollers:  High computational performance  High-endurance  Enhanced Flash program memory.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
Product Overview 박 유 진박 유 진.  Nordic Semiconductor ASA(Norway 1983)  Ultra Low Power Wireless Communication System Solution  Short Range Radio Communication(20.
NAM S.B MDLAB. Electronic Engineering, Kangwon National University 1.
ADC 1 Analog to Digital Converter. ADC 2 ADC Features n General Features -Supports 8 or 10-bit resolution Modes, -Track period fully programmable up to.
AT91 Hardware and Power considerations. Power Supply considerations.
Renesas Electronics Europe GmbH A © 2010 Renesas Electronics Corporation. All rights reserved. RL78 AD converter.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
Application Case Study Security Camera Controller
Chapter 12: Analog-to-Digital Converter
Workshop 3. Digital-to-analog and analog-to digital conversion
Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)
KRB proposal (Read Board of Kyiv group)
Programming Microcontroller ADC – Analog Digital Converter
ADC, DAC, and Sensor Interfacing
ADC, DAC, and Sensor Interfacing
PIC18F458 Analog-to-Digital
CPE 323 Introduction to Embedded Computer Systems: DMA Controller
Lecture 13 A/D Converter & D/A Converter
MSP432™ MCUs Training Part 6: Analog Peripherals
Pondicherry Engineering College
AVR – ATmega103(ATMEL) Architecture & Summary
ANALOG TO DIGITAL CONVERTER (ATD).
Presentation transcript:

Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN

ADC Features 3 ADCs : ADC1 (master), ADC2 and ADC3 (slaves) Maximum frequency of the ADC analog clock is 36MHz. 12-bits, 10-bits, 8-bits or 6-bits configurable resolution. ADC conversion rate with 12 bit resolution is up to: – 2.4 M.sample/s in single ADC mode, – 4.5 M.sample/s in dual interleaved ADC mode, – 7.2 M.sample/s in triple interleaved ADC mode. Conversion range: 0 to 3.6 V. ADC supply requirement: VDDA = 2.4V to 3.6V at full speed and down to 1.65V at lower speed. Up to 24 external channels. 3 ADC1 internal channels connected to: – Temperature sensor, – Internal voltage reference : VREFINT (1.2V typ), – VBAT for internal battery monitoring.

External trigger option for both regular and injected conversion. Single and continuous conversion modes. Scan mode for automatic conversion of channel 0 to channel ‘n’. Left or right data alignment with in-built data coherency. Channel by channel programmable sampling time. Discontinuous mode. Dual/Triple mode (with ADC1 and ADC2 or all 3 ADCs). DMA capability Analog Watchdog on high and low thresholds. Interrupt generation on: End of Conversion &End of Injected conversion Analog watchdog Overrun

ADC Speed

Conversion Time ADCCLK, up to 36MHz, taken from PCLK through a prescaler (Div2, Div4, Div6 and Div8). Programmable sample time for each channel (from 4 to 480 clock cycles) Total conversion Time = TSampling + Tconversion With Sample time= 3 ADC_CLK = 36MHz  total conversion time is :

Analog Watchdog 12-bit programmable analog watchdog low and high thresholds Enabled on one or all converted channels: one regular or/and injected channel, all injected or/and regular channels. Interrupt generation on low or high thresholds detection

ADC Modes Single Channel, single conversion Mode: This is the simplest ADC mode. In this mode, the ADC performs the single conversion (single sample) of a single channel x and stops after completion of the conversion. This mode can be used for the measurement of a voltage level to decide if the system can be started or not. Measure the voltage level of the battery before starting the system: if the battery has a low level, the “low battery” message appears. In this case, do not start the system.

MultiChannel (Scan), single conversion Mode: This mode is used to convert some channels successively in independent mode. With the ADC sequencer, you can use this ADC mode to configure any sequence of up to 16 channels successively with different sampling times and in different orders. You can for example carry out the sequence shown in the following Figure. In this way, you do not have to stop the ADC during the conversion process in order to reconfigure the next channel with a different sampling time. This mode saves additional CPU load and heavy software development.

This mode can be used to make single measurements of multiple signal levels (voltage, pressure, temperature, etc.) to decide if the system can be started or not in order to protect the people and equipment. It can likewise be used to convert signals coming from strain gauges to determine the directions and values of the different strains and deformations of an object.

Single Channel Continuous Conversion Mode: The single-channel continuous conversion mode converts a single channel continuously and indefinitely in regular channel conversion. The ADC converts the channels continuously without any intervention from the CPU. Additionally, the DMA can be used in circular mode, thus reducing the CPU load. Regulation of an oven temperature, etc.In the case of the oven temperature regulation, the temperature is read and compared to the temperature set by the user.

Multichannel Continious conversion mode The multichannel, or scan, continuous mode can be used to convert some channels successively with the ADC in independent mode. With the sequencer, you can configure any sequence of up to 16 channels successively with different sampling times and different orders.

İnjected Conversion Mode: This mode is intended for use when conversion is triggered by an external event or by software. The injected group has priority over the regular channel group. It interrupts the conversion of the current channel in the regular channel group.

ADC Dual Mode ADCs: ADC1 master and ADC2 slave, ADC3 is independently. The start of conversion is triggered alternately or simultaneously by the ADC1 master to the ADC2 slave depending on the mode selected. 6 ADC dual modes

Dual Simultaneous Mode The dual regular simultaneous ADC mode is used to perform two conversions simultaneously owing to the synchronization of ADC1 and ADC2. Each ADC converts a channel sequence (with scan enabled and the sequencer of each ADC configured) or converts a single channel (scan disabled). The conversion can be started with an external trigger or by software. In this mode, the conversion results of ADC1 and ADC2 are stored in ADC1’s data register (32-bit format) The dual regular simultaneous mode can be used in applications where two signals should be sampled and converted at the same time

Dual Interleaved Mode

ADC Triple Mode ADCs: ADC1 master, ADC2 and ADC3 slaves. The start of conversion is triggered alternately or simultaneously by the ADC1 master to the ADC2 and ADC3 slaves depending on the mode selected. 6 ADC Triple modes.