Modern CPU Architectures Design Principles and Assessments First Meeting 23.04.2004.

Slides:



Advertisements
Similar presentations
Larrabee Eric Jogerst Cortlandt Schoonover Francis Tan.
Advertisements

CS 7810 Lecture 22 Processor Case Studies, The Microarchitecture of the Pentium 4 Processor G. Hinton et al. Intel Technology Journal Q1, 2001.
ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.
Computer Structure 2014 – Out-Of-Order Execution 1 Computer Structure Out-Of-Order Execution Lihu Rappoport and Adi Yoaz.
CPE 731 Advanced Computer Architecture ILP: Part V – Multiple Issue Dr. Gheith Abandah Adapted from the slides of Prof. David Patterson, University of.
Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
1 Advanced Computer Architecture Limits to ILP Lecture 3.
Fall EE 333 Lillevik 333f06-l20 University of Portland School of Engineering Computer Organization Lecture 20 Pipelining: “bucket brigade” MIPS.
Pentium 4 and IA-32 ISA ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal Lectured by Dr. V. Agrawal Kyungseok Kim.
Instruction Level Parallelism (ILP) Colin Stevens.
CSCE101 – 4.2, 4.3 October 17, Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.
1  2004 Morgan Kaufmann Publishers Chapter Six. 2  2004 Morgan Kaufmann Publishers Pipelining The laundry analogy.
Processor Architectures and Program Mapping 5kk10 TU/e 2006 Henk Corporaal Jef van Meerbergen Bart Mesman.
EECS 470 Superscalar Architectures and the Pentium 4 Lecture 12.
Csci4203/ece43631 Review Quiz. 1)It is less expensive 2)It is usually faster 3)Its average CPI is smaller 4)It allows a faster clock rate 5)It has a simpler.
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
1 Lecture 16: Cache Innovations / Case Studies Topics: prefetching, blocking, processor case studies (Section 5.2)
The AMD and Intel Architectures COMP Jamie Curtis.
Intel Pentium 4 Processor Presented by Presented by Steve Kelley Steve Kelley Zhijian Lu Zhijian Lu.
COM181 Computer Hardware Ian McCrumRoom 5B18,
Architecture Basics ECE 454 Computer Systems Programming
Intel Architecture. Changes in architecture Software architecture: –Front end (Feature changes such as adding more graphics, changing the background colors,
DOP - A CPU CORE FOR TEACHING BASICS OF COMPUTER ARCHITECTURE Miloš Bečvář, Alois Pluháček and Jiří Daněček Department of Computer Science and Engineering.
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 27 – A Brief History of the Microprocessor.
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
What have mr aldred’s dirty clothes got to do with the cpu
VTU – IISc Workshop Compiler, Architecture and HPC Research in Heterogeneous Multi-Core Era R. Govindarajan CSA & SERC, IISc
RISC By Ryan Aldana. Agenda Brief Overview of RISC and CISC Features of RISC Instruction Pipeline Register Windowing and renaming Data Conflicts Branch.
Hyper Threading (HT) and  OPs (Micro-Operations) Department of Computer Science Southern Illinois University Edwardsville Summer, 2015 Dr. Hiroshi Fujinoki.
Comparing Intel’s Core with AMD's K8 Microarchitecture IS 3313 December 14 th.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
Spring 2003CSE P5481 Midterm Philosophy What the exam looks like. Definitions, comparisons, advantages & disadvantages what is it? how does it work? why.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
Processor Level Parallelism. Improving the Pipeline Pipelined processor – Ideal speedup = num stages – Branches / conflicts mean limited returns after.
Chapter 6 Pipelined CPU Design. Spring 2005 ELEC 5200/6200 From Patterson/Hennessey Slides Pipelined operation – laundry analogy Text Fig. 6.1.
EKT303/4 Superscalar vs Super-pipelined.
PROCESSOR Ambika | shravani | namrata | saurabh | soumen.
Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.
Computational Methods in Astrophysics ASTR 5210 Dr Rob Thacker (AT319E)
CPU (Central Processing Unit). The CPU is the brain of the computer. Sometimes referred to simply as the processor or central processor, the CPU is where.
Computer Architecture Organization and Architecture
PipeliningPipelining Computer Architecture (Fall 2006)
1 ECE 734 Final Project Presentation Fall 2000 By Manoj Geo Varghese MMX Technology: An Optimization Outlook.
Use of Pipelining to Achieve CPI < 1
Pipelining – Loop unrolling and Multiple Issue
Pentium 4 Deeply pipelined processor supporting multiple issue with speculation and multi-threading 2004 version: 31 clock cycles from fetch to retire,
Itanium® 2 Processor Architecture
CS 352H: Computer Systems Architecture
How do we evaluate computer architectures?
Visit for more Learning Resources
Roadmap C: Java: Assembly language: OS: Machine code: Computer system:
Lynn Choi School of Electrical Engineering
Guide to Operating Systems, 5th Edition
Vector Processing => Multimedia
Multi-Core Computing Osama Awwad Department of Computer Science
Super Quick Architecture Review
Precision Timed Machine (PRET)
Superscalar Pipelines Part 2
STUDY AND IMPLEMENTATION
CC423: Advanced Computer Architecture ILP: Part V – Multiple Issue
Overview Prof. Eric Rotenberg
Computer Architecture
CS 286 Computer Organization and Architecture
CPU Structure CPU must:
Lecture 4: Instruction Set Design/Pipelining
CSE 502: Computer Architecture
IA-64 Vincent D. Capaccio.
Presentation transcript:

Modern CPU Architectures Design Principles and Assessments First Meeting

Agenda Topics Guidelines for your written report and presentation Organisation

Topics - Overview Part 1: Basics –Impact of basic design decisions on different architectures Part 2: Analysis of specific processors –Which design decisions were made? –Explain them (trade-offs)

Topics – Part1 Topic 1: Caches –size vs. latency –power vs. size –shared caches vs. hit rate –associativity vs. latency –hierarchies –case studies –Supervisor: Günter Bartsch

Topics – Part1 Topic 2: Pipelines –width vs. depth –branch penalty/prediction –scheduling –case study (i.e. 4 deep pipes vs. 2 short ones) –Supervisor: TB? Topic 3: ISAs –compact code vs. easy decoding (RISC/CISC) –introduce existing instruction sets and extensions –low power ISAs –compiler issues (IPC, ILP) –Supervisor: GB?

Topics – Part1 Topic 4: Energy efficiency –introduce measures (parallelize, clock, voltage, …) –impact of caches, pipelines, ISAs, architectures on power consumption –Supervisor: TB? Topic 5: SIMD –trade-offs concerning width, latency, limits of the ISA, dual use of registers, … in MMX, SSEx, VIS, Altivec, … –case study flexibility: compare 2x2 vs. 4x1 vs. 8x1 –Supervisor: TB?

Topics - Part2 Topic 6: Pentium 4 –ultra long pipeline –trace cache –double pumped ALU –SMT –…–… –Supervisor: TB? Topic 7: Athlon64 / Opteron –64bit: more & wider registers –memory controller on-chip –Hyper Transport –Supervisor: TB?

Topics - Part2 Topic 8: Power 4 –CMP: 2 cores per die –wide issue –Supervisor: TB? Topic 9: Itanium 2 –EPIC –register file –ultra large cache –low power techniques –Supervisor: TB?

Topics - Part2 Topic 10: Ultra SPARC III –RISC –Supervisor: TB? Topic 11: Embedded CPUs –ARM/XSCALE, MIPS, Alchemy, … –Supervisor: Hakmi? Topic 12: free CPUs –LEON, F-CPU, MMIX, OpenRISC, … –Supervisor: Hakmi?

Topics - You choose Topic 1 ( ):Caches Topic 2 ( ): Pipelines Topic 3 ( ): ISAs Topic 4 ( ): Energy efficiency Topic 5 ( ): SIMD Topic 6 ( ): Pentium 4 Topic 7 ( ):Athlon64 / Opteron Topic 8 ( ): Power 4 Topic 9 ( ): Itanium 2 Topic 10 ( ): Ultra SPARC III Topic 11 ( ): Embedded CPUs Topic 12 ( ):Free CPUs

About your Presentation See website for written guidelines read them carefully Talk should be about minutes Either in English or German

About your written report Written report must be finished on the day the presentation is given Bring copies for everyone? Provide HTML/PDF version for the WWW See website for some literature references You're supposed to do some research on the topic yourself

Deadlines... Given: x date of your presentation x-3 weeks: Talk to your supervisor about the structure/outline/contents of your work x-2 weeks: –First complete version of your presentation –First complete version of your written report x-1 weeks: –Rehearsal presentation in front of your supervisor –Written report finished

Organisation First presentation: Seminar takes place always fridays, 09:45 – 11: Presenter: stay after your presentation for feedback on your talk Don't hesitate to contact your supervisor when problems arise!