Gate-Level Minimization

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Chapter 3 Gate-Level Minimization
Chapter 3 Gate-Level Minimization
Digital Logic Design Gate-Level Minimization
Chapter3: Gate-Level Minimization Part 2
CS 121 Digital Logic Design
CS 121 Digital Logic Design
CS 121 Digital Logic Design
Combinational Logic Circuits Chapter 2 Mano and Kime.
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Give qualifications of instructors: DAP
Gate Logic: Two Level Canonical Forms
Computer Engineering (Logic Circuits) (Karnaugh Map)
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Chapter 3 Gate-Level Minimization
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Combinational Logic Part 2: Karnaugh maps (quick).
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Gate-Level Minimization
Gate-level Minimization
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
A.Abhari CPS2131 Chapter 3: Gate-Level Minimization Topics in this Chapter: The Map Method Two-Variable Map Three- Variable Map Four/Five variable Map.
CS 1110 Digital Logic Design
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Gate-Level Minimization Gate-Level Minimization. Outline 3.1 Introduction 3.2 The map method 3.3 Four-variable map 3.4 Five-variable map 3.5 Product of.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
Lecture 07 Digital logic By Amr Al-Awamry. 4 variables K-Map.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Gate-Level Minimization
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
Karnaugh Maps (K-Maps)
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
Digital Logic Design I Gate-Level Minimization
Karnaugh Mapping Digital Electronics
SYEN 3330 Digital Systems Chapter 2 – Part 5 SYEN 3330 Digital Systems.
Chapter 3 Gate-level Minimization.
MINTERMS and MAXTERMS Week 3
COE 202: Digital Logic Design Combinational Logic Part 3
Gate Level Minimization
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Computer Architecture
Presentation transcript:

Gate-Level Minimization Chapter 3

The Map Method Two-variable map

Two-variable map

Three-variable map Adjacent Adjacent Adjacent when minterms differ by one variable

Graphical view of adjacency Taking the difference between adjacent squares gives:

Example 3.1 Simplify the Boolean function

Example 3.2 Simplify the Boolean Function

Three variable map 00 01 11 10 1

Three-variable map The number of adjacent squares that may be combined must always represent a number that is a power of two: One square represents one minterm which in this case gives a term with three literals Two adjacent squares represent a term with two literals Four adjacent squares represent a term with one literal Eight adjacent squares encompass the entire map and produce a function equal to 1

Three-variable map 00 01 11 10 1

Three-variable map 00 01 11 10 1

Three-variable map 00 01 11 10 1

Example 3.3

Example 3.4 Let the Boolean Function (a) Express this function as a sum of minterms

Example 3.4 (b) Find the minimal sum-of-products expression 00 01 11 10 1 Find adjacent squares

Problem 3.3 (a) Simplify the following Boolean function, using three-variable maps 00 01 11 10 1 Find adjacent squares

Problem 3.3 (a) Voila! Another solution (without a three-variable map) Factorize the expression Voila!

Four-Variable Map

Four-variable map The number of adjacent squares that may be combined must always represent a number that is a power of two: One square represents one minterm which in this case gives a term with four literals Two adjacent squares represent a term with three literals Four adjacent squares represent a term with two literals Eight adjacent squares represent a term with one literal Sixteen adjacent squares encompass the entire map and produce a function equal to 1

Adjacency in a four-variable map

Adjacency in a four-variable map

Example 3.5 Simplify the Boolean Function 00 01 11 10 1 1 1 1 1 1 1 1

Example 3.6 Simplify the Boolean Function 00 01 11 10 1 1 1 1 1 1 1

Prime implicants When choosing adjacent squares in a map, make sure that: All the minterms are covered when combining the squares The number of terms in the expression is minimized There are no redundant terms (minterms already covered by other terms)

Example 3.5 (revisited) Simplify the Boolean Function 00 01 11 10 1 1

Example 3.6 (revisited) Simplify the Boolean Function 00 01 11 10 1 1

Prime implicants Simplify the function 00 01 11 10 1 1 1 1 1 1 1 1 1 1

Prime implicants Simplify the function 00 01 11 10 1 1 1 1 1 1 1 1 1 1

Prime implicants Simplify the function 00 01 11 10 1 1 1 1 1 1 1 1 1 1

Prime implicants Simplify the function 00 01 11 10 1 1 1 1 1 1 1 1 1 1

Five-Variable Map

Five-Variable Map How can adjacency be visualized in a five-variable map? 00 01 11 10

Five-Variable Map

Five-Variable Map Simplify the Boolean function

Product-Of-Sums Simplification Take the squares with zeros and obtain the simplified complemented function Complement the above expression and use DeMorgan’s

Product-Of-Sums Simplification Sum-of-products Product-of-sums

Don’t-Care Conditions Used for incompletely specified functions, e.g. BCD code in which six combinations are not used (1010, 1011, 1100, 1101, 1110, and 1111) Those unspecified minterms are neither 1’s nor 0’s Unspecified terms are referred to as “don’t care” and are marked as X In choosing adjacent squares, don’t care squares can be chosen either as 1’s or 0’s to give the simplest expression

Don’t-Care Conditions Simplify the Boolean function which has the don’t care conditions

NAND and NOR Implementation

NAND and NOR Implementation

Two-level implementation

NAND and NOR Implementation Implement the following Boolean function with NAND gates

Multilevel NAND circuits

Multilevel NAND circuits

NOR Implementation

NOR Implementation

NOR Implementation

NOR Implementation

Exclusive OR Function Exclusive-OR or XOR performs the following logical operation Exclusive-NOR or equivalence performs the following logical operation Identities of the XOR operation XOR is commutative and associative

Exclusive-OR implementations

Parity generation and checking

Parity generation and checking

Parity generation and checking