256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k Raytheon VIRGO detectors Largest ever such system Leander H. Mehrgan.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
ESODAC Study for a new ESO Detector Array Controller.
Overview of the current TDR system Introduction Electronics for instrumentation TDR core : Metronome, ADC, Merge Data Handling Pete Jones, University of.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
MINER A NuMI MINER A Director’s Review 10 January 2005 D. Casper UC Irvine Electronics and Data Acquisition D. Casper (Irvine) with P. Rubinov (Fermilab)
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
HCAL-Fermilab7 Feb 2003Hazen / Machado HF Electronics PMT Readout Update E. Hazen, J. Rohlf, E. Machado Boston University.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Actuation Electronics For (Near) Future Detectors Alberto Gennai
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Readout electronics for the MUV detectors R. Fantechi 28/3/2012.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
Project Technology Branch Code PMF NASA Ames Research Center  Craig R. McCreight, Chief Detector team (Cryo team not listed) Kim EnnicoRoy Johnson John.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
UV - Visible Systems Peter Moore AURA / NOAO / ETS.
What Is ISDN?.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
False asymmetries/Ground Loops David Bowman 4/27/12.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
Pads Assembly- Zamiatin Si Detector – ELMA/Dubna/MSU Interface Board – dubna/baskagiv Carrier Board -dubna/baskagiv Pre-Amp –sleniov(analog) Basilev-dubna.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.
PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.
Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.
Instrument Control Systems Seminar 2014, 20 th -24 th October 2014 Instrument Control Systems 2014 NGC controller Leander Mehrgan.
NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
Digital Acquisition: State of the Art and future prospects
Figure 4.1 Computerized data-acquisition system.
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
Front-end and VME / VXI readout electronics for ASICs
Instrument Control Systems 2014
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
ZTF CCD and Controller Performance
Front-end electronic system for large area photomultipliers readout
SIDECAR ASIC Characterization Dan Pontillo
Assembly order PCB design
LCLS Cavity BPM Electronics Undulator Week January 22, 2008
TOF Clock Distribution
BESIII EMC electronics
Fiber Based Synchronous Timing System
Basics of Telecommunications and Networks
Digitally subtracted pulse between
Presentation transcript:

256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system

The ESO’s Infrared Array Control Electronics, IRACE, is used to control and read out the VISTA focal plane, which contains sixteen 2k x 2k Raytheon VIRGO detectors.

The IRACE system has been adapted for the VISTA IR camera. It contains 27 VME size boards, which are distributed in three separate VME crates, sixteen boards are ADC boards each board accommodating 16 video channels.

All three boxes are connected together by digital isolated differential signal cables to distribute the system clock, the convert pulses and some other control signals. In this way we can synchronize all ADC’s without timing jitter and ground loops.

First light of the system with four VIRGO bare multiplexers at the Rutherford Appleton Laboratory.