Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1.

Slides:

Advertisements

Similar presentations

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Shift Registers Module M11.1 Section 7.3.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Magnitude Comparator Lecture L6.4 Section 6.1.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp

Using State Machines as Control Circuits Lecture L9.4.

Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Multiplexers Lecture L6.4 Section 6.4.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Designing State Machines Lecture L9.2 Handout Section 9.2.

Datapaths Lecture L10.2 Sections 10.2, ALU (Sect. 7.5 and Lab 6)

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Equality Detector Lecture L6.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Shifter Lecture L7.4 Group HW #4 Section 10.3.

Modulo-N Counters Lecture L8.4 Section 7.2. Counters Modulo-5 Counter 3-Bit Down Counter with Load and Timeout Modulo-N Down Counter.

Codes and Code Converters

Communicating With Devices Interrupts Lecture 10.4 Section 10.6.

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Arithmetic Logic Unit (ALU) Lecture L7.5 Section 7.5.

Pulse-Width Modulated DAC Lecture 11.3 Section 11.5.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

Adders Lecture L7.1 Section 6.2 Section 10.4 (pp )

Shifters Lecture L7.4 Section 7.4. MODULE shift TITLE 'shifter' DECLARATIONS " INPUT PINS " D3..D0 PIN 11,7,6,5; D = [D3..D0]; s2..s0 PIN 3,2,1; S.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Decoders Module M9.1 Section 6.3. Decoders TTL Decoders.

Shift Registers Lecture L6.6 Section Bit Shift Register.

Equality Detector Lecture L6.3 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Multiplexers Lecture L6.6v Section 6.2. Multiplexers A Digital Switch A 2-to-1 MUX A 4-to-1 MUX A Quad 2-to-1 MUX The Verilog if…else Statement TTL Multiplexer.

Address Decoders Lecture L6.10 Section 6.3. MOUSE Layout PROM 2716 RAM 6810 MPU 6802 PIA 6821 Address Bus (16 lines) Data Bus (8 lines) To outside world.

Decoders and Encoders Discussion D4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Mux 2.1 Multiplexers and De-Multiplexers 2: ©Paul Godin Updated November 2007.

ELE22MIC Lecture 10 MULTIPLEXOR - DATA SELECTOR

Dept. of Electrical and Computer Eng., NCTU 1 Lab 4. BCD Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.

Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 7. 8-to-1 Multiplexer Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Boolsk algebra. Logiske funktioner i Peel PEEL 18CV8 logic diagram.

EGR 2131 Unit 6 Combinational Building Blocks

EKT 124 MUX AND DEMUX.

Magnitude Comparator Module M5.2 Section 6.1.

Combinational Logic Circuits

The Multiplexer Multi what?

Dept. of Electrical and Computer Eng., NCTU

Praktikum Mikrokontroler

Chapter 2 Push button and Potentiometer

Chapter F – Mux / demux.

Counters as State Machines

Shift Registers Lecture L8.6 Section 8.3.

Data Distribution Board

Magnitude Comparator Lecture L6.2 Section 6.1.

Interface ckt for demo Outputs Inputs V PIN 0 10K PIN 4 GND GND

Presentation transcript:

Demultiplexers Module M6.4 Section 6.4

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN 0

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN 0 1

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN 1 0

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN 1

Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN YIN Y0 = YIN & !d1 & !d0 Y1 = YIN & !d1 & d0 Y2 = YIN & d1 & !d0 Y3 = YIN & d1 & d0

14demux.abl MODULE 14DeMux TITLE '1 to 4 DeMultiplexer, D. Hanna, 7/10/02‘ DECLARATIONS " INPUT PINS " YIN PIN 10;" Push Button for the input value d1..d0 PIN 6,7;" Switch 1,2 for the select lines " OUTPUT PINS " Y3..Y0 PIN 39,37,36,35 ISTYPE 'com';" LED 5..8

14demux.abl (cont’d) EQUATIONS Y0 = YIN & !d1 & !d0; Y1 = YIN & !d1 & d0; Y2 = YIN & d1 & !d0; Y3 = YIN & d1 & d0; END 14DeMux

Mux-DeMux Combination

Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 0 1 1

Mux-DeMux Combination Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 1 0 0

Mux-DeMux Combination Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 0

TTL Demultiplexer GND Vcc1C 1G B 1Y3 1Y2 1Y1 1Y0 2C 2G A 2Y3 2Y2 2Y1 2Y0 74LS155 1 X X X X 0 X X G C B A Y0 Y1 Y2 Y3 X = don’t care Dual 1-to-4-line demultiplexer