EE105 Fall 2007Lecture 13, Slide 1Prof. Liu, UC Berkeley Lecture 13 OUTLINE Cascode Stage: final comments Frequency Response – General considerations –

Slides:



Advertisements
Similar presentations
Lecture 2 Operational Amplifiers
Advertisements

Elektronica II Ch.5 BJT AC Analysis.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Introduction to Electronic Circuit Design
Review 0、introduction 1、what is feedback?
Rama Arora, Physics Department PGGCG-11, Chandigarh
Charge Pump PLL.
Filters and Tuned Amplifiers
Introduction to Electronic Circuit Design
Solid-State Devices & Circuits
Digital Components Introduction Gate Characteristics Logic Families
25 seconds left…...
EE105 Fall 2007Lecture 26, Slide 1Prof. Liu, UC Berkeley Lecture 26 OUTLINE Self-biased current sources – BJT – MOSFET Guest lecturer Prof. Niknejad ANNOUNCEMENTS.
EMLAB 1 Chapter 2. Resistive circuits
Chapter 7 Operational-Amplifier and its Applications
Electronic Devices Ninth Edition Floyd Chapter 10.
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
Lecture 20 ANNOUNCEMENTS OUTLINE Review of MOSFET Amplifiers
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Cascode Stage. OUTLINE Review of BJT Amplifiers Cascode Stage Reading: Chapter 9.1.
Recall Lecture 13 Biasing of BJT Applications of BJT
EE105 Fall 2007Lecture 8, Slide 1Prof. Liu, UC Berkeley Lecture 8 OUTLINE BJT Amplifiers (cont’d) – Common-emitter topology – CE stage with emitter degeneration.
Single Stage IC Amplifiers
HW#10 will be posted tonight
Announcements Troubles with Assignments… –Assignments are 20% of the final grade –Exam questions very similar (30%) Deadline extended to 5pm Fridays, if.
EE105 Fall 2007Lecture 9, Slide 1Prof. Liu, UC Berkeley Lecture 9 OUTLINE BJT Amplifiers (cont’d) – Common-base topology – CB core – CB stage with source.
Fig. 7.1 Bode plot for the typical magnitude term. The curve shown applies for the case of a zero. For a pole, the high-frequency asymptote should be drawn.
EE105 Fall 2007Lecture 6, Slide 1Prof. Liu, UC Berkeley Lecture 6 OUTLINE BJT (cont’d) – PNP transistor (structure, operation, models) BJT Amplifiers –
Lecture 22 ANNOUNCEMENTS OUTLINE Differential Amplifiers
EE105 Fall 2007Lecture 5, Slide 1Prof. Liu, UC Berkeley Lecture 5 OUTLINE BJT (cont’d) – Transconductance – Small-signal model – The Early effect – BJT.
Lecture 20: Frequency Response: Miller Effect
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
Lecture 19 ANNOUNCEMENTS OUTLINE Common-gate stage Source follower
EE105 Fall 2007Lecture 4, Slide 1Prof. Liu, UC Berkeley Lecture 4 OUTLINE Bipolar Junction Transistor (BJT) – General considerations – Structure – Operation.
Chapter 2 Small-Signal Amplifiers
EE105 Fall 2007Lecture 19, Slide 1Prof. Liu, UC Berkeley Lecture 19 OUTLINE Common-gate stage Source follower Reading: Chapter
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 18 Lecture 18: Bipolar Single Stage Amplifiers Prof. Niknejad.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 19 Lecture 19: Frequency Response Prof. Niknejad.
EE105 Fall 2007Lecture 14, Slide 1Prof. Liu, UC Berkeley Lecture 14 OUTLINE Frequency Response (cont’d) – CE stage (final comments) – CB stage – Emitter.
Lecture 25 ANNOUNCEMENTS OUTLINE
Single-Stage Integrated- Circuit Amplifiers
EE105 Fall 2007Lecture 12, Slide 1Prof. Liu, UC Berkeley Lecture 12 OUTLINE Cascode Stage (cont’d) – supplementary remarks Current Mirrors Reading: Chapter.
Lecture 7 ANNOUNCEMENTS OUTLINE BJT Amplifiers (cont’d)
Lecture 24 ANNOUNCEMENTS OUTLINE
EE105 Fall 2007Lecture 10, Slide 1Prof. Liu, UC Berkeley Lecture 10 OUTLINE BJT Amplifiers (cont’d) – CB stage with biasing – Emitter follower (Common-collector.
Chapter 13 Small-Signal Modeling and Linear Amplification
Recall Last Lecture Biasing of BJT Applications of BJT
COMSATS Institute of Information Technology Virtual campus Islamabad
1 Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Chapter 2 Operational Amplifier Circuits
Part B-3 AMPLIFIERS: Small signal low frequency transistor amplifier circuits: h-parameter representation of a transistor, Analysis of single stage transistor.
Advance Electronics Prof. Rajput Sandeep Assist. Prof., EC Dept. HCET,Siddhpur.
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 9 Frequency Response.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 Lecture 10 Frequency response. 2 topics Bode diagram BJT’s Frequency response MOSFET Frequency response.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.
EENG 3520: Electronics II Lecture 1 Oluwayomi Adamo.
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
Chapter 6 BJT Amplifiers
SUB.TEACHER:- MR.PRAVIN BARAD NAME:-SAGAR KUMBHANI ( ) -VIKRAMSINH JADAV( ) -PARECHA TUSHAR( ) TOPIC:-LINEAR AMPLIFIER(BJT.
Chapter 13 Small-Signal Modeling and Linear Amplification
BJT Amplifiers.
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Lecture V Low Frequency Response of BJT Amplifiers
Lecture 21 REMINDERS OUTLINE Frequency Response Reading: Chapter 11
Lecture 13 ANNOUNCEMENTS OUTLINE
Lecture 11 ANNOUNCEMENTS OUTLINE Review of BJT Amplifiers
Lecture 24 ANNOUNCEMENTS OUTLINE
CHAPTER 60 SINGLE TRANSISTOR AMPLIFIERS
Frequency response I As the frequency of the processed signals increases, the effects of parasitic capacitance in (BJT/MOS) transistors start to manifest.
Presentation transcript:

EE105 Fall 2007Lecture 13, Slide 1Prof. Liu, UC Berkeley Lecture 13 OUTLINE Cascode Stage: final comments Frequency Response – General considerations – High-frequency BJT model – Miller’s Theorem – Frequency response of CE stage Reading: Chapter ANNOUNCEMENTS Midterm #1 (Thursday 10/11, 3:30PM-5:00PM) location: 106 Stanley Hall: Students with last names starting with A-L 306 Soda Hall: Students with last names starting with M-Z EECS Dept. policy re: academic dishonesty will be strictly followed! HW#7 is posted online.

EE105 Fall 2007Lecture 13, Slide 2Prof. Liu, UC Berkeley Cascoding Cascode? Recall that the output impedance seen looking into the collector of a BJT can be boosted by as much as a factor of , by using a BJT for emitter degeneration. If an extra BJT is used in the cascode configuration, the maximum output impedance remains  r o1.

EE105 Fall 2007Lecture 13, Slide 3Prof. Liu, UC Berkeley Cascode Amplifier Recall that voltage gain of a cascode amplifier is high, because R out is high. If the input is applied to the base of Q 2 rather than the base of Q 1, however, the voltage gain is not as high. – The resulting circuit is a CE amplifier with emitter degeneration, which has lower G m.

EE105 Fall 2007Lecture 13, Slide 4Prof. Liu, UC Berkeley Review: Sinusoidal Analysis Any voltage or current in a linear circuit with a sinusoidal source is a sinusoid of the same frequency (  ). – We only need to keep track of the amplitude and phase, when determining the response of a linear circuit to a sinusoidal source. Any time-varying signal can be expressed as a sum of sinusoids of various frequencies (and phases).  Applying the principle of superposition: – The current or voltage response in a linear circuit due to a time-varying input signal can be calculated as the sum of the sinusoidal responses for each sinusoidal component of the input signal.

EE105 Fall 2007Lecture 13, Slide 5Prof. Liu, UC Berkeley High Frequency “Roll-Off” in A v Typically, an amplifier is designed to work over a limited range of frequencies. – At “high” frequencies, the gain of an amplifier decreases.

EE105 Fall 2007Lecture 13, Slide 6Prof. Liu, UC Berkeley A v Roll-Off due to C L A capacitive load (C L ) causes the gain to decrease at high frequencies. – The impedance of C L decreases at high frequencies, so that it shunts some of the output current to ground.

EE105 Fall 2007Lecture 13, Slide 7Prof. Liu, UC Berkeley Frequency Response of the CE Stage At low frequency, the capacitor is effectively an open circuit, and A v vs.  is flat. At high frequencies, the impedance of the capacitor decreases and hence the gain decreases. The “breakpoint” frequency is 1/(R C C L ).

EE105 Fall 2007Lecture 13, Slide 8Prof. Liu, UC Berkeley Amplifier Figure of Merit (FOM) The gain-bandwidth product is commonly used to benchmark amplifiers. – We wish to maximize both the gain and the bandwidth. Power consumption is also an important attribute. – We wish to minimize the power consumption. Operation at low T, low V CC, and with small C L  superior FOM

EE105 Fall 2007Lecture 13, Slide 9Prof. Liu, UC Berkeley Bode Plot The transfer function of a circuit can be written in the general form Rules for generating a Bode magnitude vs. frequency plot: – As  passes each zero frequency, the slope of |H(j  )| increases by 20dB/dec. – As  passes each pole frequency, the slope of |H(j  )| decreases by 20dB/dec. A 0 is the low-frequency gain  zj are “zero” frequencies  pj are “pole” frequencies

EE105 Fall 2007Lecture 13, Slide 10Prof. Liu, UC Berkeley Bode Plot Example This circuit has only one pole at ω p1 =1/(R C C L ); the slope of |A v |decreases from 0 to -20dB/dec at ω p1. In general, if node j in the signal path has a small- signal resistance of R j to ground and a capacitance C j to ground, then it contributes a pole at frequency (R j C j ) -1

EE105 Fall 2007Lecture 13, Slide 11Prof. Liu, UC Berkeley Pole Identification Example

EE105 Fall 2007Lecture 13, Slide 12Prof. Liu, UC Berkeley High-Frequency BJT Model The BJT inherently has junction capacitances which affect its performance at high frequencies. Collector junction: depletion capacitance, C  Emitter junction: depletion capacitance, C je, and also diffusion capacitance, C b.

EE105 Fall 2007Lecture 13, Slide 13Prof. Liu, UC Berkeley BJT High-Frequency Model (cont’d) In an integrated circuit, the BJTs are fabricated in the surface region of a Si wafer substrate; another junction exists between the collector and substrate, resulting in substrate junction capacitance, C CS. BJT cross-sectionBJT small-signal model

EE105 Fall 2007Lecture 13, Slide 14Prof. Liu, UC Berkeley Example: BJT Capacitances The various junction capacitances within each BJT are explicitly shown in the circuit diagram on the right.

EE105 Fall 2007Lecture 13, Slide 15Prof. Liu, UC Berkeley Transit Frequency, f T The “transit” or “cut-off” frequency, f T, is a measure of the intrinsic speed of a transistor, and is defined as the frequency where the current gain falls to 1. Conceptual set-up to measure f T

EE105 Fall 2007Lecture 13, Slide 16Prof. Liu, UC Berkeley Dealing with a Floating Capacitance Recall that a pole is computed by finding the resistance and capacitance between a node and GROUND. It is not straightforward to compute the pole due to C  1 in the circuit below, because neither of its terminals is grounded.

EE105 Fall 2007Lecture 13, Slide 17Prof. Liu, UC Berkeley Miller’s Theorem If A v is the voltage gain from node 1 to 2, then a floating impedance Z F can be converted to two grounded impedances Z 1 and Z 2 :

EE105 Fall 2007Lecture 13, Slide 18Prof. Liu, UC Berkeley Miller Multiplication Applying Miller’s theorem, we can convert a floating capacitance between the input and output nodes of an amplifier into two grounded capacitances. The capacitance at the input node is larger than the original floating capacitance.

EE105 Fall 2007Lecture 13, Slide 19Prof. Liu, UC Berkeley Application of Miller’s Theorem

EE105 Fall 2007Lecture 13, Slide 20Prof. Liu, UC Berkeley Small-Signal Model for CE Stage

EE105 Fall 2007Lecture 13, Slide 21Prof. Liu, UC Berkeley … Applying Miller’s Theorem Note that  p,out >  p,in

EE105 Fall 2007Lecture 13, Slide 22Prof. Liu, UC Berkeley Direct Analysis of CE Stage Direct analysis yields slightly different pole locations and an extra zero:

EE105 Fall 2007Lecture 13, Slide 23Prof. Liu, UC Berkeley Input Impedance of CE Stage