Top-down and Bottom-up Processes Presented by: Steven Price April 11, 2006 EE 518 Pennsylvania State University Instructor: Dr. J. Ruzyllo.

Slides:



Advertisements
Similar presentations
Science Saturday --- October 1, Nanotechnology Exciting new science and technology for the 21st century IBM chipUMass LogoTI mirror array.
Advertisements

(and briefly, Electrodeposition)
Nanoscience, Nanotechnology and Nanomanufacturing Exciting new science and technology for the 21st century.
Nanotechnology What, How, Why? UMass Science Saturday, February 28, 2009.
Conclusions Future work Methods Background Introduction Lily Stanley, Juan Du, and Xuan Gao Department of Physics, Case Western Reserve University Nanowire.
Module A-2: SYNTHESIS & ASSEMBLY
FABRICATION PROCESSES
Anodic Aluminum Oxide.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Silicon Nanowire based Solar Cells
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Nanotechnology Understanding and control of matter at dimensions of 1 to 100 nanometers Ultimate aim: design and assemble any structure atom by atom -
Development of Scanning Probe Lithography (SPL)
Nanoscale molecular- switch crossbar circuits Group 2 J. R. Edwards Pierre Emelie Mike Logue Zhuang Wu.
INTRO TO TDM AND BUM TDM – Top Down Manufacturing BUM – Bottom Up Manufacturing.
Nanoscale structures in Integrated Circuits By Edward Mulimba.
Carbon Nanotube Electronics
Hello from Mike Deal at Stanford University - Senior Research Scientist at the Stanford Nanofabrication Facility V5.15.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Chemical Vapor Deposition ( CVD). Chemical vapour deposition (CVD) synthesis is achieved by putting a carbon source in the gas phase and using an energy.
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
3-Dimensional IC Fabrication Dominic DelVecchio Bradley Hensel.
By Brandan Shelley.  With photolithography you start with a silicon disk. The silicon disk or wafer is first cleaned of any particles or imperfections.
Microfluidics: Catalytic Pumping Systems Paul Longwell Hollidaysburg Area High School Summer 2005.
Nano means the things which are in extremely small measure. The size of the particles which are lesser than 100 nanometers are rightly called as Nanoparticles.
Lecture on Integrated Circuits (ICs)
Highly Ordered Nano-Structured Templates: Enabling New Devices, Sensors, and Transducers Student:Gilad A. Kusne (1st Year PhD) Professors:D. N. Lambeth.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
CNT Based Solar Cells MAE C187L Joyce Chen Kari Harrison Kyle Martinez.
Overview and Introduction to Nanotechnology: What, Why and How Overview and Introduction to Nanotechnology: What, Why and How Mark Tuominen Professor of.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Nanotechnology The biggest science and engineering initiative since the Apollo program.
Techniques for Synthesis of Nano-materials
Presented By: RENJITHKUMAR TKMCE KOLLAM. INTRODUCTION Electronics with out silicon is unbelievable, but it will come true with evolution of diamond or.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS PREPARED BY: GUIDED BY: VAIBHAV RAJPUT(12BEC102) Dr. USHA MEHTA SOURABH JAIN(12BEC098)
NanoFab Trainer Nick Reeder June 28, 2012.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Bottom up and Top down approaches Ball Milling and Sol-Gel technique
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Jaehyun Park EE235 Student presentation / Mar 09, 2009.
Department of Chemistry , SungKyunKwan University
Nanotechnology. Presented by Mr. Lundberg Test your knowledge of scale... What is the thickness of a dollar bill.. in nanometers? (the answer will be.
Lithography and Electrodeposition
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Form Quantum Wires and Quantum Dots on Surfaces
Carbon Nanotubes.
Chieh Chang EE 235 – Presentation IMarch 20, 2007 Nanoimprint Lithography for Hybrid Plastic Electronics Michael C. McAlpine, Robin S. Friedman, and Charles.
Nanoscale Schottky Barrier Measured Using STM Peter Bennett, Arizona State University, DMR The current-voltage (I-V) behavior of nanoscale metallic.
NANOSCALE LITHOGRAPHY, TECHNIQUES AND TECHNOLOGY EE 4611 DEHUA LIU 4/8/2016.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Development of Large-Area Photo-detectors:
UV-Curved Nano Imprint Lithography
BY SURAJ MENON S7,EEE,61.
Fabrication of Nano-porous Templates Using Molecular Self-Assembly of Block Copolymers for the Synthesis of Nanostructures Luke Soule, Jason Tresback Center.
Group Members: William Ballik Robbie Edwards Alex Klotz Gio Mitchell
Top-down and Bottom-up Processes
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
INTRO TO TDM AND BUM TDM – Top Down Manufacturing
Photolithography.
Nano Technology Dr. Raouf Mahmood. Nano Technology Dr. Raouf Mahmood.
Presentation transcript:

Top-down and Bottom-up Processes Presented by: Steven Price April 11, 2006 EE 518 Pennsylvania State University Instructor: Dr. J. Ruzyllo

Outline of Presentation Top-down approach Bottom-up approach Why will it be needed? Applications Challenges of Bottom-up processing The future of top-down and bottom-up processing Summary

Top-Down Approach Uses the traditional methods to pattern a bulk wafer as in EE 418 lab. Is limited by the resolution of lithography.

What Constitutes a Top-down Process? Adding a layer of material over the entire wafer and patterning that layer through photolithography. Patterning bulk silicon by etching away certain areas. aboutnano_en.html

Current Top-down Technology Use of 193 excimer laser with phase shift masks to for features 65 nm in size. Phase shift masks and complex optics are used to achieve this resolution nm ArF excimer laser photolithography stepper

Problems with the Top-down Process Cost of new machines and clean room environments grows exponentially with newer technologies. Physical limits of photolithography are becoming a problem. With smaller geometries and conventional materials, heat dissipation is a problem.

Bottom-Up Approach The opposite of the top-down approach. Instead of taking material away to make structures, the bottom- up approach selectively adds atoms to create structures.

The Ideas Behind the Bottom- up Approach Nature uses the bottom up approach. – Cells – Crystals – Humans Chemistry and biology can help to assemble and control growth.

Top-down Versus Bottom-up Etched wafer with desired pattern Apply layer of photoresist Expose wafer with UV light through mask and etch wafer Start with bulk wafer Top Down ProcessBottom Up Process Start with bulk wafer Alter area of wafer where structure is to be created by adding polymer or seed crystals or other techniques. Grow or assemble the structure on the area determined by the seed crystals or polymer. (self assembly) Similar results can be obtained through bottom-up and top-down processes

Why is Bottom-Up Processing Needed? Allows smaller geometries than photolithography. Certain structures such as Carbon Nanotubes and Si nanowires are grown through a bottom-up process. New technologies such as organic semiconductors employ bottom-up processes to pattern them. Can make formation of films and structures much easier. Is more economical than top-down in that it does not waste material to etching.

Self Assembly The principle behind bottom-up processing. Self assembly is the coordinated action of independent entities to produce larger, ordered structures or achieve a desired shape. Found in nature. Start on the atomic scale.

Applications of Bottom-Up Processing Self-organizing deposition of silicon nanodots. Formation of Nanowires. Nanotube transistor. Self-assembled monolayers. Carbon nanotube interconnects.

Self-organizing Deposition of Silicon Nanodots. Most common applications are in optical devices and memory. Silicon nanodots are deposited onto silicon dioxide with no need for lithographic patterning.

Making Nanodots Process for making nanodots 1. Apply layer of self- assembled polymer film. 2. Grow layer of desired material to create nanodot. Polymer template for nanodot 65 billion nanodots per square cm

Nanodots Each nanodot can hold one bit of information. 10 Trillion dots per square inch. 13 nm high 80 nm wide Self Assembled Nanodots

Properties of Carbon Nanotubes Stronger than steel Multiple tubes slide inside of each other with minimal effects of friction. Electrical current density 1000 times greater than silver or copper. Can range from having metallic properties to semiconductor properties based on it’s configuration.

Types of Carbon Nanotubes metallic 1/p24.html Semimetallic and semiconducting

Growing Carbon Nanotubes Deposit few particles of Iron (most common) to act as catalyst. Apply a hot environment of carbon containing gas (typically CH4) The particle catalyzes the decomposition of the gas and carbon dissolves in the particle. When the particle is supersaturated with carbon, it extrudes the excess carbon in the form of a tube.

Nanotube Transistor Basic diagram for a nanotube transistor Benefits of transistor over conventional designs: – Smaller – Faster – Less material used – Many of the problems associated with conventional devices are solved news.cgi?story_id=06788

Nanotube Transistor-self Assembled www-drecam.cea.fr/.../ LEMautoassemblage.html Diagram of Nanotube transistor Carbon Nanotube SiO 2 Ti/Au Contact AFM Image Amine silane

Nanotube Transistor Construction by DNA DNA strands connect to gold electrodes on top of silicon. DNA strands connect to ends of carbon nanotube. Silicon and nanotubes are mixed and the DNA makes the connections to form nanotube transistors. 4/DNA%20makes%20nanotube%20transist ors%20Image.html

Problem With Carbon Nanotube Transistors Interface between metal electrodes and carbon nanotube is very sensitive. Changing just one atom can significantly affect transistor performance. Self-assembling nanotubes is not efficient. Growing nanotubes in place has had little success.

Self-assembled Monolayers (SAMS) Molecules are deposited molecule- by-molecule to form a self-assembled monolayer. Creates a high quality layer of material. Layers are deposited one layer at a time. u.ac.jp/english/laboratory/nanoscopic/nanoscopic.htm

Monolayers Organic molecules can’t be deposited using extreme conditions because it would damage the organic molecules. SAMS technique does not damage organic molecules. SAMS films are nearly defect free. Used to deposit organic semiconductors.

Carbon Nanowire Interconnects Metal contact acts as a catalyst to promote one-dimensional crystal growth. Can one day be implemented as interconnects. Silicon Nanowire Diameter <1nm

Nanotube Interconnect Process

Benefits and Challenges of Nanotube Interconnects Can have a much greater conductivity than copper. Is more heat resistant than copper. Carries a much larger current than copper. Orientation of carbon nanotubes remains a problem. Technology is not reliable enough to be used in device manufacturing. onepagers/carbon_nanotubes_vertical.html Carbon nanotubes grown on a metal contact through PECVD. Carbon nanotubes after layer of silicon dioxide added.

Challenges for the Bottom-Up Approach Making sure that the structures grow and assemble in the correct way. Forming complex patterns and structures using self assembly. Contamination has a significant impact on devices with such small geometries. Fabricating robust structures.

Strategies for Bottom-Up Processing Combination of top- down and bottom-up processes to simplify construction. Use catalysts and stresses to achieve more one-directional growth. ontent_type=application/pdf&filename=Paper%2036.pdf

Future of Top-down and Bottom-Up Processing

Advancements Made so Far Carbon nanotube transistor (Stanford U.) Organic monolayers for organic transistor (Yale U.) Nanotube based circuit constructed (IBM) Nanomotors and gears created (NASA)

What to Look For Vias and interconnects being implemented with carbon nanotubes. Nanotube transistors replacing conventional designs. SAMS being used to create organic semiconductor based devices. Carbon nanotubes becoming more and more prevalent as their growth is controlled. Nanotube array possibly used in future televisions.

Conclusion Top-down processing has been and will be the dominant process in semiconductor manufacturing. Newer technologies such as nanotubes and organic semiconductors will require a bottom-up approach for processing. Self-assembly eliminates the need for photolithography. Bottom-up processing will become more and more prevalent in semiconductor manufacturing.