1 SPEC FPGA FMC-base CARD WR PTP core user core SFP time WHISBONE EtherBone time.

Slides:



Advertisements
Similar presentations
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Advertisements

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
NS Training Hardware. NS9750 System Overview.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
M. Kreider, T. Fleck WhiteRabbit 1 WhiteRabbit Timing System.
Implementing IEEE WiMAX standard in OPNET Present by : Chung Kei IP, Gabriel ( ) Supervisor : Dr. Jamil Khan FYP Symposium (ELEC4890A) The.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
First test results with the Gigabit Link Interface Board (GLIB) Paschalis VICHOUDIS CERN PH-ESE-BE on behalf of the GLIB team (M. Barros Marin,
Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.
Adding the TSE component to BANSMOM system and Software Development m Yumiko Kimezawa October 4, 20121RPS.
H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek......
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
McGraw-Hill©The McGraw-Hill Companies, Inc., 2000 Figure 3-2 CSMA/CD.
How to implement in Hotels © easybrowsing.com. Intelligent Switch Room Room Room Pros: No login authentication.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
VLBA Software Group Meeting RBDE Control via VSI-S Interface Miguel Guerra National Radio Astronomy Observatory (Socorro, NM) 2010 January 12.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
NS Training Hardware.
OPERA GENERAL MEETING Gran Sasso, May 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien,
Presentation for: ILA October 16, 2007 Producing the next generation of Integrated GPS/eLoran Receivers Integrated eLoran/GPS Receiver Development Platform.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
December 04, 2013KM3NeT, CLBv2 Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Flush UART RX MP Dec RAM 1 SDRAM Controller WBS WBM – Wishbone Master WBS – Wishbone Slave Mem Ctrl Wr Mem Ctrl Rd SDRAM Arbiter WBS RAM 2 MP Enc UART.
OPERA TT MEETING BRUSSELS, April 11, 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien, C.Girerd,
Ethernet Bomber Ethernet Packet Generator for network analysis
August 22, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Precise measurement of physical link delay 802.1as, IEEE 802 plenary Lu Huang
Probe card preparation Y. Kwon (Yonsei Univ.) for EQENG, Notice, & Yonsei.
January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 14, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
VCL-SE IEEE-1588v2 PTP Protected Synchronous Packet-Optical Transport Interface Presentation.
November 2014, Groningen/Dwingeloo, the Netherlands 3rd International VLBI Technology Workshop Peter Jansweijer Nikhef Amsterdam Electronics- Technology.
LM32 DEVELOPMENTS ONGOING WORK ON TDCs AND OTHER ISSUES (LM32) Diego Real David Calvo CLB group online meeting, 27 March
H.Z. Peek Nikhef Amsterdam Electronics- Technology KM3NeT General Assembly Meeting Catania, 20-23, February White Rabbit Sub-Nanosecond timing over.
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
Status Report of the PC-Based PXD-DAQ Option Takeo Higuchi (KEK) 1Sep.25,2010PXD-DAQ Workshop.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Switching Switch CDP. Broadcast and Collision MAC.
P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.
Creotech Instruments Jacek Kosiec On behalf of.
Target Network ISP Internal Network
White Rabbit and KM3NeT Peter Jansweijer, on behalf of KM3NeT
Pedro Moreira CERN BE-CO-HT
Improving IEEE 1588 synchronization accuracy in 1000BASE-T systems
Diego Real, IFIC Spain, KM3NeT Electronics Coordinator
Status on development of a White Rabbit Core
Connector Function Input I/O Output I/O
“FPGA shore station demonstrator for KM3NeT”
the FIRESTORM project Real-Time distribution of
The White Rabbit Fieldbus
Reference Router on NetFPGA 1G
Slave cores Etherbone Accessible device Etherbone Accessible device E
8th White Rabbit Workshop
Cable DOCSIS 3.1 CCAP.
ADC32RF45 with KCU105 Internal Clock GHz.
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
GR-ROSE Pin Map Rev0.2 Serial5 Wire PIN_LED1 PIN_LED2 RX TX CL DA 8 9
Reference Router on NetFPGA 1G
ADC12J4000, TSW14J10, KC105, Dec 4x.
Class 3: Embedded TCP/IP Concepts
I have… I have… Who has 3:40? Who has 12:20? I have… I have…
Presentation transcript:

1 SPEC FPGA FMC-base CARD WR PTP core user core SFP time WHISBONE EtherBone time

SPEC WR Node Device FPGA FMC-base CARD WR PTP core user core SFP WHISBONE EtherBone time

WR Node IP Core WR PTP Core external PHY Tx Ethernet Rx EEPROM external oscillators I2CI2C CLK REF CLK DMTD adjust 1-PPS Timecode frequency source sink MAC I/F pipelined WB Slave I/F timing I/F control/status pins

WR Node IP Core WR PTP Core external PHY Tx Ethernet Rx EEPROM external oscillators I2CI2C CLK REF CLK DMTD adjust 1-PPS Timecode frequency source sink MAC I/F pipelined WB Slave I/F timing I/F control/status pins SPEC WR Node Device FPGA FMC-base CARD WR PTP core user core SFP WHISBONE EtherBone time Example WR Node Design

SPEC WR Node IP Core WR Node Device FPGA FMC-base CARD WR PTP core WR PTP Core Example WR Node Design external PHY Tx Ethernet Rx EEPROM external oscillators I2CI2C CLK REF CLK DMTD adjust 1-PPS Timecode frequency source sink MAC I/F pipelined WB Slave I/F timing I/F control/status pins user core SFP WHISBONE EtherBone time