CS-401 Computer Architecture & Assembly Language Programming

Slides:



Advertisements
Similar presentations
1/1/ / faculty of Electrical Engineering eindhoven university of technology Memory Management and Protection Part 3:Virtual memory, mode switching,
Advertisements

Chapter 12: Interrupts. Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. The Intel Microprocessors:
Unit 4 Chapter-1 Multitasking. The Task State Segment.
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Princess Sumaya University
Operating Systems: Segments 1 Segmentation Hardware Support single user program system: – wish somehow to relocate address 0 to after operating system.
CS2422 Assembly Language & System Programming September 22, 2005.
Introduction to Interrupts
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Fall 2012 Lecture 15: Protected mode intro.
Interrupts – (Chapter 12)
UNIT 2 Memory Management Unit and Segment Description and Paging
Intel IA32 OS Support -Refresh
Micro-Computer Applications: Procedures & Interrupts Dr. Eng. Amr T. Abdel-Hamid ELECT 707 Fall 2011.
Windows Kernel Internals Traps, Interrupts, Exceptions
The Pentium Processor.
The Pentium Processor.
The Pentium Processor Chapter 3 S. Dandamudi To be used with S. Dandamudi, “Introduction to Assembly Language Programming,” Second Edition, Springer,
The Pentium Processor Chapter 3 S. Dandamudi.
Chapter 2 Instruction Addressing and Execution. Lesson plan Review some concepts in the first week First assembly program with EMU8086 Related concepts.
80386DX.
CSNB374: Microprocessor Systems Chapter 5: Procedures and Interrupts.
Segment Descriptor Segments are areas of memory defined by a programmer and can be a code, data or stack segment. In segments need not be all the.
The Pentium Processor Chapter 7 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 
Assembly 08 Interrupts. Introduction Interrupts are similar to procedures –They are used to alter a program’s control flow –The interrupt service is also.
Information Security - 2. Task Switching Every process has an associated Task State Segment, whose starting point is stored in the Task register. A task.
BIOS and DOS Interrupts Basic Input /Outpu System Disk Operating System.
Computer Science 516 Intel x86 Overview. Intel x86 Family Eight-bit 8080, 8085 – 1970s 16-bit 8086 – was internally 16 bits, externally 8 bits.
Chapter 2 Instruction Addressing and Execution. Lesson plan Review some concepts in the first week First assembly program with EMU8086 Related concepts.
32- bit Microprocessor-Intel 80386
CS 140 Lecture Notes: Virtual Memory
An Interrupt is either a Hardware generated CALL (externally derived from a hardware signal) OR A Software-generated CALL (internally derived from.
Microprocessor Systems Design I
MICROPROCESSOR BASED SYSTEM DESIGN
Microprocessor and Assembly Language
Microprocessor Systems Design I
Microprocessor Systems Design I
Anton Burtsev February, 2017
Interrupts – (Chapter 12)
Computer Organization And Assembly Language
x86 segmentation, page tables, and interrupts
CS-401 Compute Architecture & Assembly Language Programming
University of Gujrat Department of Computer Science
System Segment Descriptor
CS-401 Computer Architecture Assembly Language Programming
Microprocessor and Assembly Language
Symbolic Instruction and Addressing
Subject Name: Microprocesor Subject Code: 10CS45
CS-401 Computer Architecture & Assembly Language Programming
CS 140 Lecture Notes: Virtual Memory
Operating Modes UQ: State and explain the operating modes of X86 family of processors. Show the mode transition diagram highlighting important features.(10.
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS-401 Computer Architecture & Assembly Language Programming
Morgan Kaufmann Publishers Computer Organization and Assembly Language
Symbolic Instruction and Addressing
CS 301 Fall 2002 Computer Organization
Microprocessor and Assembly Language Addressing Models
CS 140 Lecture Notes: Virtual Memory
CS-401 Computer Architecture & Assembly Language Programming
Symbolic Instruction and Addressing
Computer Architecture
CNET 315 Microprocessor & Assembly Language
CS-401 Assembly Language Programming
UNIT-VII Advanced Micro Processors Introduction to 80286
Chapter 6 –Symbolic Instruction and Addressing
Intel 8086.
CS-401 Computer Architecture and Assembly Language Programming
Assembly Language for Intel-Based Computers, 5th Edition
CS 140 Lecture Notes: Virtual Memory
Interrupts and System Calls
Computer Architecture and System Programming Laboratory
Presentation transcript:

CS-401 Computer Architecture & Assembly Language Programming Lectures 39 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 40 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 41 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 42 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 43 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 44 Protected Mode Programming

CS-401 Computer Architecture & Assembly Language Programming Lectures 45 Protected Mode Programming

In today’s lecture we will discuss advanced processors architecture

Lets revise the last lecture

Protected mode detail in INTEL processor

Reserved Interrupts for INTEL

Double Fault

Interrupt Gate Descriptor

Protective Mode

Descriptor/Global Descriptor Table

Descriptor tables

Types of descriptor tables

Code Segment Descriptor

Data Segment Descriptor

Interrupt Gate Descriptor

Selector

Control Register req 31 30 29 19-28 18 17 16 6-15 5 4 3 2 1 CR0 P G C CR0 P G C D N W reserved A M R W P reserved W E E T T S E M M P P K

Selector 0x08 Index = 0x01 TI = 0 RPL = 00

Selector 0x10 Index = 0x02 TI = 0 RPL = 00

Descriptors 12 11 10 9 8 12 11 10 9 8 12 11 10 9 8 S= 1 X= 1 C R A S= Type S= 1 X= E W A

Video graphics and its formation

Int 0x10 VISA Services Service 0x4F Sub Service 0- Get SuperVGA Information 1- Get SuperVGA Mode Information 2- Set SuperVGA Video Mode

Int 0x10 VISA Services Service 0x4F AL = 0x00 ES:DI = SuperVGA information pointer Return AL = 0x4F if function supported AH = status 0x00 = successful 0x01 = failed 0x02 = function not supported 0x03 = function invalid

Int 0x10 VISA Services Service 0x4F AL = 0x01 CX = SuperVGA mode ES:DI = 256 byte buffer for mode information Return AL = 0x4F if function supported AH = 0x00 successful ES:DI = buffer filled AH = 0x01 failed

Int 0x10 VISA Services Service 0x4F AL = 0x02 BX = new video mode Return AL = 0x4F if function supported AH = status 0x00 = successful 0x01 = failed

Int 0x10 VISA Services Service 0x4F Video mode 0x8117 1024x768 and 64K colors with linear frame buffer 16 bits per pixel with 5:6:5 format 5 bits for red 6 bits for green 5 bits foe green Linear frame buffer address at offset 0x28 of mode information buffer

Assignment for the students

Trap Address **** Instruction ************** Service Routine stack

Trap Address **** Instruction ************** Service Routine stack

Trap Address **** Instruction ************** Service Routine stack

Trap Address **** Instruction ************** Service Routine stack

Trap Address **** Instruction ************** Service Routine stack

Fault Address **** Instruction ************** Service Routine stack

Fault Address **** Instruction ************** Service Routine stack

Fault Address **** Instruction ************** Service Routine stack

Fault Address **** Instruction ************** Service Routine stack

Fault Address **** Instruction ************** Service Routine stack

Abort Address **** Instruction ************** Service Routine stack

Abort Address **** Instruction ************** Service Routine stack

Abort Address **** Instruction ************** Service Routine stack

Abort Address **** Instruction ************** Service Routine stack

Protected Mode Interrupts Interrupt # Instruction Type Divide error 0 DIV/IDIV Fault Debug Exception 1 any inst. Trap NMI Interrupt 2 INT 2/NMI NMI One byte interrupt 3 INT Trap Interrupt overflow 4 INT 0 Trap Array bound check 5 BOUND Fault Invalid opcode 6 Illegal Inst. Fault Device not available 7 ESC/WAIT Fault Double fault 8 Inst. Which Abort generate exception

Protected Mode Interrupts Interrupt # Instruction Type Intel reserved 9 Invalid TSS 10 JMP/CALL/IRET/INT Fault Segment not present 11 seg. Reg. inst. Fault Stack fault 12 Stack ref. Fault General protection Fault13 Mem. Ref. Fault Page fault 14 Mem. Access/ Fault code fetch Coprocessor error 16 ESC/WAIT Fault Intel reserved 17-32 Two byte interrupt 33-255 INT Trap