Chapter 3 Basic Logic Gates 1.

Slides:



Advertisements
Similar presentations
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
Advertisements

AP STUDY SESSION 2.
1
© 2008 Pearson Addison Wesley. All rights reserved Chapter Seven Costs.
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
Chapter 1 The Study of Body Function Image PowerPoint
Copyright © 2013 Elsevier Inc. All rights reserved.
Copyright © 2011, Elsevier Inc. All rights reserved. Chapter 6 Author: Julia Richards and R. Scott Hawley.
Author: Julia Richards and R. Scott Hawley
Properties Use, share, or modify this drill on mathematic properties. There is too much material for a single class, so you’ll have to select for your.
Objectives: Generate and describe sequences. Vocabulary:
UNITED NATIONS Shipment Details Report – January 2006.
1 RA I Sub-Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Casablanca, Morocco, 20 – 22 December 2005 Status of observing programmes in RA I.
Properties of Real Numbers CommutativeAssociativeDistributive Identity + × Inverse + ×
Custom Statutory Programs Chapter 3. Customary Statutory Programs and Titles 3-2 Objectives Add Local Statutory Programs Create Customer Application For.
Custom Services and Training Provider Details Chapter 4.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Solve Multi-step Equations
REVIEW: Arthropod ID. 1. Name the subphylum. 2. Name the subphylum. 3. Name the order.
Table 12.1: Cash Flows to a Cash and Carry Trading Strategy.
Advance Nano Device Lab. Fundamentals of Modern VLSI Devices 2 nd Edition Yuan Taur and Tak H.Ning 0 Ch9. Memory Devices.
PP Test Review Sections 6-1 to 6-6
Bright Futures Guidelines Priorities and Screening Tables
Chapter 4 Gates and Circuits.
Chapter 4 Gates and Circuits Nell Dale • John Lewis.
Digital Systems: Logic Gates and Boolean Algebra Wen-Hung Liao, Ph.D.
Chapter 4 Gates and Circuits.
Discrete Mathematical Structures: Theory and Applications
Chapter 3 Logic Gates.
Gates and Circuits Nell Dale & John Lewis (adaptation by Erin Chambers and Michael Goldwasser)
Digital Logic Design Gate-Level Minimization
Chap. 3 Logic Gates and Boolean Algebra
Chapter 3 (part 1) Basic Logic Gates 1.
Exclusive-OR and Exclusive-NOR Gates
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Exclusive-OR and Exclusive-NOR Gates
Figure 3–1 Standard logic symbols for the inverter (ANSI/IEEE Std
Flip-Flops and Registers
Bellwork Do the following problem on a ½ sheet of paper and turn in.
Exarte Bezoek aan de Mediacampus Bachelor in de grafische en digitale media April 2014.
Chapter 4 Gates and Circuits.
Copyright © 2012, Elsevier Inc. All rights Reserved. 1 Chapter 7 Modeling Structure with Blocks.
1 RA III - Regional Training Seminar on CLIMAT&CLIMAT TEMP Reporting Buenos Aires, Argentina, 25 – 27 October 2006 Status of observing programmes in RA.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
1..
CONTROL VISION Set-up. Step 1 Step 2 Step 3 Step 5 Step 4.
Adding Up In Chunks.
1 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt 10 pt 15 pt 20 pt 25 pt 5 pt Synthetic.
Model and Relationships 6 M 1 M M M M M M M M M M M M M M M M
Subtraction: Adding UP
Analyzing Genes and Genomes
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
Essential Cell Biology
©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Intracellular Compartments and Transport
Interfacing to the Analog World
PSSA Preparation.
Essential Cell Biology
Immunobiology: The Immune System in Health & Disease Sixth Edition
Physics for Scientists & Engineers, 3rd Edition
Energy Generation in Mitochondria and Chlorplasts
Multivibrators and the 555 Timer
Murach’s OS/390 and z/OS JCLChapter 16, Slide 1 © 2002, Mike Murach & Associates, Inc.
Princess Sumaya University
Chapter 3 Basic Logic Gates 1.
Chapter 3 Basic Logic Gates
Chapter 3 (part 2) Basic Logic Gates 1.
Chapter 3 Basic Logic Gates William Kleitz Digital Electronics with VHDL, Quartus® II Version Copyright ©2006 by Pearson Education, Inc. Upper Saddle River,
Presentation transcript:

Chapter 3 Basic Logic Gates 1

Objectives You should be able to: Describe the operation and use of AND gates and OR gates. Construct truth tables for AND and OR gates. Draw timing diagrams for AND and OR gates. Use timing analysis to describe operation of an ENABLE function. 2

Objectives You should be able to: Sketch external connections to IC chips to implement AND and OR logic circuits. Explain how to use a logic pulser and a logic probe to troubleshoot digital ICs. Describe the operation and use of NAND and NOR gates. Construct truth tables for NAND and NOR gates. 3

Objectives You should be able to: Draw timing diagrams for NAND and NOR gates. Use the outputs of a Johnson shift counter to generate specialized waveforms using combinations of the five basic gates. Develop a comparison of Boolean equations and truth tables for the five basic gates. 4

The AND Gate The output, X, is HIGH if input A AND input B are both HIGH Figure 3-1 5

The AND Gate Truth Table – 6

The AND Gate Boolean Equation X = A AND B or X = AB Can have more than two inputs Number of combinations = 2N 7

The OR Gate The output at X will be HIGH whenever input A OR input B is HIGH or both are HIGH Figure 3-5 8

The OR Gate Truth Table - 9

The OR Gate Boolean Equation X = A OR B or X = A+B Can have more than two inputs Number of combinations = 2N 10

Timing Analysis Timing diagram Oscilloscope Logic analyzer Voltage versus time Up to two Logic analyzer State table Up to 16 11

Timing Analysis MultiSIM AND gate simulation. 12

Timing Analysis Example of timing analysis – Determine the output. 13

Enable and Disable Functions Enable function using AND gate Figure 3-17 14

Enable and Disable Functions Disable function using OR gate Figure 3-18 15

Using Integrated Circuit Logic Gates Enable and Disable Pin Connections VCC and GND Figure 3-20 16

Introduction to Troubleshooting Techniques The procedure used to find the fault or trouble in a circuit. Logic Probe Metal tip Indicator lamp(s) Floating - open circuit, neither HIGH nor LOW Logic Pulser - provide known digital signal to a circuit 17

Discussion Points Describe how a logic probe and pulser could be used to troubleshoot an AND gate. Describe how a logic probe and pulser could be used to troubleshoot an OR gate. 18

The Inverter Used to complement or invert a digital signal Figure 3-27 19

The Inverter Truth Table Boolean Equation X = A Inversion bar NOT gate 20

The NAND Gate Same as the AND gate except that its output is inverted Figure 3-29 21

The NAND Gate Truth Table Boolean Equation X = AB Multiple inputs - the output is always HIGH unless all inputs go HIGH 22

The NOR Gate Same as the OR gate except that its output is inverted Figure 3-36 23

The NOR Gate Truth Table Boolean Equation X = A + B See Table 3-8 in your text 24

Logic Gate Waveform Generation Repetitive waveform Waveform generator Johnson shift counter Figure 3-43 25

Discussion Point Which Johnson counter outputs must be connected to a 3 input AND gate to enable only CP #4? 26

Discussion Point Sketch the output waveform resulting from inputting the Johnson counter outputs shown: 27

Using IC Logic Gates Hex - six gates Figure 3-60 28

Using IC Logic Gates Quad - four gates three-, four-, and eight-input configurations Figure 3-61 29

Summary of Basic Logic Gates and IEEE/IEC Standard Logic Symbols 30

Summary of Basic Logic Gates and IEEE/IEC Standard Logic Symbols Figure 3-65 31

Discussion Point Briefly describe the operation of each of the basic logic gates: AND OR NOT (inverter) NAND NOR 32

Discussion Point Create a truth table for a three input NAND gate. Write the Boolean equation for a 3 input OR gate. 33

Discussion Point Sketch the output waveform X for the 2 input AND gate shown. 34

Discussion Point Sketch the output waveforms for the Johnson shift counter outputs shown: 35

Discussion Point Determine the problem (if any) with the 7427 NOR IC using the logic probe results shown: 36

Summary The AND gate requires that all inputs are HIGH in order to get a HIGH output The OR gate outputs a HIGH if any of its inputs are HIGH An effective way to measure the precise timing relationships of digital waveforms is with an oscilloscope or a logic analyzer 37

Summary Beside providing the basic logic functions, AND and OR gates can also be used to enable or disable a signal to pass from one point to another There are several integrated circuits available in both TTL and CMOS that provide the basic logic functions 38

Summary Two important troubleshooting tools are the logic pulser and the logic probe. The pulser is used to inject pulses into a circuit under test. The probe reads the level at a point in a circuit to determine is it is HIGH, LOW, or floating An inverter provides an output that is the complement of its input 39

Summary A NAND gate outputs a LOW when all of its inputs are HIGH A NOR gate outputs a HIGH when all of its inputs are LOW Specialized waveforms can be created by using a repetitive waveform generator and the basic gates 40

Summary Manufacturers’ data manuals are used by the technician to find the pin configuration and operating characteristics for the ICs used in modern circuitry. 41