Low-Density Parity-Check Codes

Slides:



Advertisements
Similar presentations
Massive Parallel LDPC Decoding on GPU Gabriel Falcão, Leonel Sousa, Vitor Silva Univ. of Coimbra and T. Univ. of Lisbon, Portugal.
Advertisements

Doc.: IEEE /0071r1 Submission January 2004 Aleksandar Purkovic, Nortel NetworksSlide 1 LDPC vs. Convolutional Codes for n Applications:
Error Control Code.
Error Correction and LDPC decoding CMPE 691/491: DSP Hardware Implementation Tinoosh Mohsenin 1.
Improving BER Performance of LDPC Codes Based on Intermediate Decoding Results Esa Alghonaim, M. Adnan Landolsi, Aiman El-Maleh King Fahd University of.
1 Channel Coding in IEEE802.16e Student: Po-Sheng Wu Advisor: David W. Lin.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
Cellular Communications
Near Shannon Limit Performance of Low Density Parity Check Codes
Low Density Parity Check Codes LDPC ( Low Density Parity Check ) codes are a class of linear bock code. The term “Low Density” refers to the characteristic.
Code and Decoder Design of LDPC Codes for Gbps Systems Jeremy Thorpe Presented to: Microsoft Research
Submission doc.: IEEE /0094r0 January 2015 Alecsander Eitan, QualcommSlide 1 SC 64QAM for NG60 Date: Authors:
Generalized Communication System: Error Control Coding Occurs In Right Column. 6.
CS774. Markov Random Field : Theory and Application Lecture 10 Kyomin Jung KAIST Oct
Low Density Parity Check (LDPC) Code Implementation Matthew Pregara & Zachary Saigh Advisors: Dr. In Soo Ahn & Dr. Yufeng Lu Dept. of Electrical and Computer.
Block-LDPC: A Practical LDPC Coding System Design Approach
Improvements in throughput in n The design goal of the n is “HT” for High Throughput. The throughput is high indeed: up to 600 Mbps in raw.
Wireless Mobile Communication and Transmission Lab. Theory and Technology of Error Control Coding Chapter 7 Low Density Parity Check Codes.
Automatic Rate Adaptation Aditya Gudipati & Sachin Katti Stanford University 1.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Wireless Mobile Communication and Transmission Lab. Chapter 8 Application of Error Control Coding.
PERFORMANCE ANALYSIS OF FREE SPACE OPTICAL (FSO) COMMUNICATION USING DIFFERENT CODING SCHEMES Performed by : Nidhi Gupta, 63/EC/07 Rupinder Singh, 83/EC/07.
Distributed computing using Projective Geometry: Decoding of Error correcting codes Nachiket Gajare, Hrishikesh Sharma and Prof. Sachin Patkar IIT Bombay.
Miss Insah Bhurtah Main Supervisor: Prof. K.M.S. Soyjaudah Associate Supervisor: Dr C Catherine.
A Mathematical Theory of Communication Jin Woo Shin Sang Joon Kim Paper Review By C.E. Shannon.
Introduction of Low Density Parity Check Codes Mong-kai Ku.
Doc.: IEEE /1401r0 Submission November 2014 Slide 1 Shiwen He , Haiming Wang Quasi-Orthogonal STBC for SC-PHY in IEEE aj (45GHz) Authors/contributors:
ISSCC 2008 Student Forum An 18 Gbps 2048-bit 10GBASE-T Ethernet LDPC Decoder Tinoosh Mohsenin Electrical & Computer Engineering, UC Davis
Part 1: Overview of Low Density Parity Check(LDPC) codes.
Low Density Parity Check codes
Multi-Split-Row Threshold Decoding Implementations for LDPC Codes
1 Design of LDPC codes Codes from finite geometries Random codes: Determine the connections of the bipartite Tanner graph by using a (pseudo)random algorithm.
FEC Linear Block Coding
Sequential Soft Decision Decoding of Reed Solomon Codes Hari Palaiyanur Cornell University Prof. John Komo Clemson University 2003 SURE Program.
Code Construction and FPGA Implementation of a Low-Error-Floor Multi-Rate Low-Density Parity-Check Code Decoder Lei Yang, Hui Liu, C.-J Richard Shi Transactions.
Doc.: aj Submission November 2014 Slide 1 Shiwen He , Haiming Wang Quasi-Orthogonal STBC for IEEE aj ( 45GHz ) Authors/contributors:
Memory-efficient Turbo decoding architecture for LDPC codes
Doc.: IEEE / n Submission March 2004 PCCC Turbo Codes for IEEE n B. Bougard; B. Van Poucke; L. Van der Perre {bougardb,
Information Theory & Coding for Digital Communications Prof JA Ritcey EE 417 Source; Anderson Digital Transmission Engineering 2005.
Tinoosh Mohsenin 2, Houshmand Shirani-mehr 1, Bevan Baas 1 1 University of California, Davis 2 University of Maryland Baltimore County Low Power LDPC Decoder.
1 Aggregated Circulant Matrix Based LDPC Codes Yuming Zhu and Chaitali Chakrabarti Department of Electrical Engineering Arizona State.
Waseda University Low-Density Parity-Check Code: is an error correcting code which achieves information rates very close to the Shanon limit. Message-Passing.
Error Correction and LDPC decoding
Hamming Code In 1950s: invented by Richard Hamming
Hardware Accelerator Test Bench for Error-Correcting Algorithms
VLSI Architectures For Low-Density Parity-Check (LDPC) Decoders
Variable Length LDPC Codes for 45GHz
Q. Wang [USTB], B. Rolfe [BCA]
百億位元乙太網路之基頻數位訊號處理設計 10GBase-T Ethernet Baseband DSP Design-Equalizer
DIP 2005 Final Project Proposal
Evaluation of coded OFDM systems using different type of codes
Rate 7/8 LDPC Code for 11ay Date: Authors:
Rate 7/8 (1344,1176) LDPC code Date: Authors:
Coding and Interleaving
Progress report of LDPC codes
January 2004 Turbo Codes for IEEE n
An Improved Split-Row Threshold Decoding Algorithm for LDPC Codes
LDPC for MIMO Systems July 8, 2004 Jianuxan Du,
High Throughput LDPC Decoders Using a Multiple Split-Row Method
Physical Layer Approach for n
Low-Density Parity-Check Codes (LDPC Codes)
Variable Length Ldpc Codes for 45GHz
Chris Jones Cenk Kose Tao Tian Rick Wesel
Singular Value Decomposition
DISSERTATION SUBMITTED IN PARTIAL FULLFILLMENT OF THE AWARD OF THE DEGREE OF MASTER OF TECHNOLOGY (ELECTRONICS & COMMUNICATION SYSTEMS) SUPERVISED BY SUBMITTED.
An evaluation of error-correcting codes
Rotation Modulation Application to ac system
STBC in Single Carrier(SC) for IEEE aj (45GHz)
Communication Theory as Applied to Wireless Sensor Networks
Presentation transcript:

Low-Density Parity-Check Codes Speaker : 詹承洲 Advisor : Prof. Andy Wu Date : 2007/03/07

Outline Introduction to LDPC Codes Problem Statement What You Will Learn Expected Results Reference

Communication Channel Noise

Digital Communication System rb rc JPEG, MPEG LDPC codes BPSK, QPSK, 16-QAM, 64-QAM Transmitter Modulator Channel Encoder Source Information rs Channel Demodu- lator Channel Decoder Source Data Sink Receiver

Motivation LDPC codes were first introduced by Gallager in 1962 LDPC codes was rediscovered by MacKay in 1993: Excellent error-correcting performance near the Shannon limit BER LDPC codes Only 0.045dB gap SNR(dB)

Applications WiMAX system IEEE 802.11n NSC 3C IT Project NTU/MTK Project

Introduction to LDPC Codes Parity check matrix : sparse matrix Bipartite graph B1 B2 B3 B4 B5 B6 B7 B8 B9 C1 C2 C3 C4 C5 C6 Bit nodes (columns) B1 B2 B3 B4 B5 B6 B7 B8 B9 Check nodes (rows) C1 C2 C3 C4 C5 C6

Our Achievement JSSC’02–(1024, 512)--52.5mm2 Our chip for WiMAX system

Problem Statement Algorithm domain: Architecture domain : Complex operation of VNU and CNU Low hardware utilization efficiency Inefficient termination scheme Architecture domain : Large area cost Need some high throughput approaches High power consumption

What You Will Learn Concept of channel coding The most powerful channel coding till now – LDPC Fixed-point analysis Evaluation of the performance of a channel coding

Expected Results Paper survey and acquaintance with LDPC codes C model of LDPC codes Advanced schedule Algorithm domain Operation function Termination Scheme Architecture domain Critical path shortening

Background Needed Linear algebra C programming Matlab (Optional) DSP or Communication Systems (Optional)

Reference [1] Xiao-Yu Hu, Eleftheriou E.; Arnold D.-M., Dholakia A., “Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC Codes,” Global Telecommunications Conference, Vol. 2, pp.1036 – 1036E, Nov. 2001