Inductance Screening and Inductance Matrix Sparsification

Slides:



Advertisements
Similar presentations
Richard J. Mohr President, R. J. Mohr Associates, Inc.
Advertisements

Design and Implementation of VLSI Systems (EN1600)
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
Time-domain Crosstalk The equations that describe crosstalk in time-domain are derived from those obtained in the frequency-domain under the following.
Microwave Hybrid Circuits
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Lecture 24: Interconnect parasitics
THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
1 Wireless power for mobile phones - System overview Nov 25, 2012 V1.1.
Crosstalk Analysis in UDSM technologies
PCB Layout Introduction
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
PCB Layout Introduction
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
12/4/2002 The Ground Conundrum - Class 20 Assignment: Find and research papers on this subject, be prepared to defend research.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
Chapter 4: Secs ; Chapter 5: pp
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect.
Inductance Screening and Inductance Matrix Sparsification 1.
Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits Yehea I. Ismail and Eby G. Friedman, Fellow, IEEE.
Chapter 1 Interconnect Extraction Prof. Lei He Electrical Engineering Department University of California, Los Angeles URL: eda.ee.ucla.edu
1 Presented by: Paul Mesa Vikram Rao Electrical Engineering Dept. UCLA Inverse Inductance and VPEC Modeling.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
COE 360 Principles of VLSI Design Delay. 2 Definitions.
1 ELECTRICAL TECHNOLOGY ERT 105/3 Define and analyze the principle of transformer, its parameters and structure. Describe and analyze Ideal transformer,
전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and.
Pulse Processing and Shaping
On the Efficacy of Simplified 2D On-chip Inductance Models
Topics Driving long wires..
Crosstalk Overview and Modes.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 27: System Level Interconnect Mary Jane.
EE201C Chapter 3 Interconnect RLC Modeling
Day 33: November 19, 2014 Crosstalk
Chapter 1 Interconnect Extraction
Day 31: November 23, 2011 Crosstalk
topics Basic Transmission Line Equations
Chapter 3b Static Noise Analysis
Crosstalk Overview and Modes.
An Improved Neural Network Algorithm for Classifying the Transmission Line Faults Slavko Vasilic Dr Mladen Kezunovic Texas A&M University.
Wire Indctance Consequences of on-chip inductance include:
EE201C Chapter 3 Interconnect RLC Modeling
Multiport, Multichannel Transmission Line: Modeling and Synthesis
Lecture 5: DC & Transient Response
EE 201C Homework 1 Fang Gong
Crosstalk Overview and Modes.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Inductance Screening and Inductance Matrix Sparsification

Outline Inductance Screening Inductance Matrix Sparsification

Inductance Screening Accurate modeling the inductance is expensive Only include inductance effect when necessary How to identify?

Off-chip Inductance screening The error in prediction between RC and RLC representation will exceed 15% for a transmission line if CL is the loading at the far end of the transmission line l is the length of the line with the characteristic impedance Z0

Conditions to Include Inductance Based on the transmission line analysis, the condition for an interconnect of length l to consider inductance is R, C, L are the per-unit-length resistance, capacitance and inductance values, respectively tr is the rise time of the signal at the input of the circuit driving the interconnect

On-chip Inductance Screening Difference between on-chip inductance and off-chip inductance We need to consider the internal inductance for on-chip wires Due to the lack of ground planes or meshes on-chip, the mutual couplings between wires cover very long ranges and decrease very slowly with the increase of spacing. The inductance of on-chip wires is not scalable with length.

Self Inductance Screening Rules The delay and cross-talk errors without considering inductance might exceed 25% if where fs = 0.34/tr is called the significant frequency

Mutual Inductance Screening Rules SPICE simulation results indicates that most of the high-frequency components of an inductive signal wire will return via its two quiet neighboring wires (which may be signal or ground) of at least equal width running in parallel The potential victim wires of an inductive aggressor (or a group of simultaneously switching aggressors) are those nearest neighboring wires with their total width equal to or less than twice the width of the aggressor (or the total width of the aggressors)

Outline Inductance Screening Inductance Matrix Sparsification

C Matrix Sparsification Capacitance is a local effect Directly truncate off-diagonal small elements produces a sparse matrix. Guaranteed stability.

L Matrix Sparsification Inductance is not a local effect L matrix is not diagonal dominant Directly truncating off-diagonal elements cannot guarantee stability

Direct Truncation of 1

Direct Truncation of next

Direct Truncation Resulting inductance matrix quite different Large matrix inversion. No stability guarantees.

Window-based Methods

Window-based Methods Since the inverse of the original inductance matrix is not exactly sparse, the resulting approximation is asymmetric.

Window-based Methods Avoid large matrix inversion. No stability guarantees. Advanced methods exist to guarantee the stability

Sparsity Pattern for 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Band Matching Method Preserve inductive couplings between neighboring wires

Horizontal layer 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Shielding effect by the neighboring horizontal layer is perfect. Inverse of Inductance matrix is block tridiagonal.

Block Tridiagonal Matching If L has a block tridiagonal inverse, L can be compactly represented by

Block Tridiagonal Matching Sequences and are calculated only from tridiagonal blocks. Tridiagonal blocks match those in the original inductance matrix. Inverse is a block tridiagonal matrix.

Properties The resulting approximation minimizes the Kullback-Leibler distance to the original inductance matrix. The resulting approximation is positive definite.

Vertical Layer 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Shielding effect by the neighboring vertical layer is perfect.

Intersection of Horizontal and Vertical Layer 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Multi-band matching method Horizontal Block Tridiagonal band matching Vertical Block Tridiagonal band matching Converge to an unique solution.

Intersection of Horizontal and Vertical Layer

has the minimum distance Optimality In every step, the distance to another space is minimized. (Final solution is optimal.) has the minimum distance

Stability In every step, the resulting matrix is positive definite. Final solution is stable.