M. Krivda for the ALICE trigger project, University of Birmingham, UK

Slides:



Advertisements
Similar presentations
Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.
Advertisements

ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Marián Krivda on behalf of the ALICE trigger group The University of Birmingham Triggering Discoveries in High Energy Physics 9-14 September 2013, Jammu,
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
11 CTP Training A.Jusko, M. Krivda and R.Lietava..
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
RPC PAC Trigger system installation and commissioning How we make it working… On-line software Resistive Plate Chambers Link Boxes Optical Links Synchronization.
Marián Krivda on behalf of the ALICE Collaboration The University of Birmingham TWEPP-13 conference September 2013, Perugia, Italy.
DAQ & ECS for TPC commissioning A few statements about what has been done and what is still in front of us F.Carena.
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Claudia-Elisabeth Wulz Anton Taurok Institute for High Energy Physics, Vienna Trigger Internal Review CERN, 6 Nov GLOBAL TRIGGER.
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
W. Smith, DOE/NSF Review, August, 2006 CMS Trigger - 1 SORT ASICs (w/heat sinks) EISO Bar Code Input DC-DC Converters Clock delay adjust Clock Input Oscillator.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
F.Carena, CERN/ALICE The ALICE Experiment Control System F. Carena / CERN-PH.
Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz.
The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham,
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
TGC Timing Adjustment Chikara Fukunaga (TMU) ATLAS Timing Workshop 5 July ‘07.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair, J. Dawson, G. Drake, W. Haberichter, J. Schlereth, M. Abolins, Y. Ermoline, B. G.
A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,
Control for CTP and LTU boards in Run
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Preparing software for LTU T.Blažek, V.Černý, M.Krivda, R.Lietava, M.Mojžiš Bratislava, Birmingham TDAQ working group meeting, CERN, March 24,
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
ALICE Trigger Upgrade CTP and LTU Design Review ALICE CTP and LTU Upgrade Design Review CERN 27 th January 2016 Budget, time schedule, resources David.
TDAQ status and plans for 2008 Carlos Solans TileCal Valencia meeting 17th December 2007.
EPS HEP 2007 Manchester -- Thilo Pauly July The ATLAS Level-1 Trigger Overview and Status Report including Cosmic-Ray Commissioning Thilo.
Online clock software status
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
Status and Performance of the ALICE Trigger Electronics
LKr status R. Fantechi.
CCS Hardware Test and Commissioning Plan
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
The ELENA BPM System. Status and Plans.
ALICE Trigger Upgrade CTP and LTU PRR
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CMS EMU TRIGGER ELECTRONICS
Hall A Compton Electron detector overview
JLAB Front-end and Trigger Electronics
ITS combined test seen from DAQ and ECS F.Carena, J-C.Marin
The First-Level Trigger of ATLAS
Regional Cal. Trigger Milestone: Production & Testing Complete
ATLAS: Level-1 Calorimeter Trigger
Status of the Detector Dependent Unit 2 channel prototype
Trigger system Marián Krivda (University of Birmingham)
Commissioning of the ALICE-PHOS trigger
Throttling: Infrastructure, Dead Time, Monitoring
Sector Processor Status Report
The LHCb Front-end Electronics System Status and Future Development
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
The Trigger Control System of the CMS Level-1 Trigger
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

M. Krivda for the ALICE trigger project, University of Birmingham, UK The integration of ALICE trigger system with sub-detectors Central Trigger Processor - CTP The CTP is implemented using seven different types of 6U VME board, together making up eleven active boards for the CTP. This system will receive and align up to 60 trigger inputs in parallel from the trigger detectors. There are three different hardware trigger levels (L0, L1 and L2) with latencies from 1.2 μs to 100 μs. The CTP boards have been upgraded with new functionality allowing the status of trigger inputs to be read at the time of the L0 trigger. The system allows dynamic partitioning in order to make optimum use of detector readout. The system provides also a flexible past-future protection. Outputs from the CTP go to the LTUs of each sub-detector. Local Trigger Unit - LTUvi The LTU is designed to serve as the interface between the CTP and the detectors. It can run in a global mode or a standalone mode. In standalone mode it can fully emulate the CTP. The LTU receives BUSY signals from detectors and propagates them to the CTP. The LTU has been updated to LTUvi version which incorporates the TTCvi functions required for ALICE. The LTUvi manages coding, serialization and sending of data for A and B channels of TTC system plus the whole functionality of LTU. Trigger Input Switchboard - TIS . ALICE now has more L0 trigger inputs than in the original design. The TIS allows to choose 24 from 50 trigger inputs. It is based on four Fanin/Fanout cards connected together via user defined pins on VME backplane. The first two Fan-in cards receive 50 trigger inputs. The 3rd and 4th cards are Fan-out with a switch inside Actel FPGA, which can choose 24 from 50 trigger inputs for CTP or LTUs (standalone run for detectors with selected trigger input). The TIS has a monitoring counter for each trigger input. Auto-correlation for SPD trigger, with multi-turn correlations (3564 bunch crossings) Integration and first beam After installation of the ALICE trigger electronics in the experimental cavern and integration of the ALICE trigger system with sub-detectors, testing of the trigger system itself with the new experimental infrastructure has been done. Before the planned global cosmic run each detector was running in standalone mode. After intensive tests in standalone runs, detectors have been tested in a 'global' run, i.e. one involving other detectors. During the commissioning period, many different configurations of the CTP were tried. The CTP was able to operate stably with up to 12 detectors, both in one or in several clusters. During the brief period of circulating beam in September 2008, timing measurements for trigger input detectors were successfully made. 10.9.2008 M. Krivda for the ALICE trigger project, University of Birmingham, UK