What determines impedance ?

Slides:



Advertisements
Similar presentations
DiPamat Direct Patterning Materials
Advertisements

1 New build-up technique with copper bump AGP Process.
SMG facility – 24k Square Feet. Drilling We have 7 fully automated Excellon Drilling/ Routing machines. The drilling program is generated from the customer.
What determines impedance ?
What determines impedance ?
Sierra Proto Express Introducing our Micro Electronics Division.
PCB fabrication/ Eagle Workshop #1
EELE 461/561 – Digital System Design
Printed circuit board manufacturing
Instructions of making PCB by using Negative Film Resist
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
EMS1EP Lecture 3 Intro to Soldering Dr. Robert Ross.
Speedstack New features May Richard Attrill Copyright Polar Instruments 2014.
Broadside coupled pair. On core / On prepreg ?
PCB Design Presentation
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Customized equipment for Printed circuit board industry Microelectronic industry Solar cell industry.
Printed Circuit Board Design
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
Your PCB partner.
LSU 06/04/2007Electronics 81 CAD Tools for Circuit Design Electronics Unit – Lecture 8 Schematic Diagram Drawing Etched Circuit Board Layout Circuit Simulation.
RD51 22/11/2011 RD51 22/11/2011 Your PCB partner RD51 22/11/2011.
High Mix Low Volume High Tech. Shenzhen Sunshine Circuits Phase I Phase II ~1000km north of Shenzhen Sunshine. 3km to Long River New Factory in Jiujiang,
Machine Tools And Devices For Special Technologies Printed circuit manufacturing Slovak University of Technology Faculty of Material Science and Technology.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
BUILDING HDI STRUCTURES USING
1/20 Passive components and circuits - CCP Lecture 13.
Documenting HDI and sequential lamination builds with Speedflex HDI Polar Instruments Application Note AP523 ( revised for v )
PCB manufacturing PCBpro.com.
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Sample Test Reports for efficient registration error analysis and PCB manufacturing process control.
Introducing Speedstack 2013 March Richard Attrill / John Lee.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
IPod analyses Paul, Ethan, Niels. Casing: Plastic cover Dual injection molding ▫White cover ▫Transparant layer on top of this Advantages ▫Lower part cost.
Si8000m / Si9000e Upcoming Features June Richard Attrill © Polar Instruments 2014.
UNIT -3.
Si8000m / Si9000e / Speedstack / CGen
Polar Instruments What’s new in 2010? Si8000m / Si9000e Speedstack / Speedflex Coupon Generator.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
Low Mass Rui de Oliveira (CERN) July
Speedstack Upcoming Features November Richard Attrill Copyright Polar Instruments 2013.
Speedstack 2016 : Changing layer functionality / count of a stack up without removing structures – Preview Dec Richard Attrill (Rev 1) Polar Logo.
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
IPC-D-325 Table 4-1 Typical Master Drawing Documentation Requirements
TRIO-CINEMA 1 UCB, 2/08/2010 CINEMA Solar Array Design Review Yashraj Khaitan David Glaser Kevin Jenkins Chris Pasma Space Sciences Laboratory University.
PCB Design Overview Lecture 11
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
IPC Conductive Material Requirements The minimum width and thickness of conductors on the finished board shall be determined primarily on the.
Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.
 A PCB is printed circuit board, also known as a printed wiring board. It is used in electronics to build electronic devices. A PCB serves 2 purposes.
Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.
傳 統 印 刷 電 路 板 流 程 介 紹傳 統 印 刷 電 路 板 流 程 介 紹 傳 統 印 刷 電 路 板 流 程 介 紹傳 統 印 刷 電 路 板 流 程 介 紹 Conventional PCB Manufacturing Process 1 SHEARING D/F PHOTO IMAGE.
IPC Special Tooling During the formal design review prior to layout, special tooling that can be generated by the design area in the form of.
Workshop How to make a PCB
April 4th , 2016 Seo, Dong-yoon SKKU EMC Laboratory
Sierra Assembly Technology Inc.
ShenZhen SiSolver Technologies Co..Ltd
Printed Circuit Board Design
Designing Process Of Printed Circuit Boards
Speedstack 2014 / CGen 2014 New Features
Introduction , Variations & Use
Occam Process
ELECTRONIC CIRCUIT DESIGN & MANUFACTURE
Memscap - A publicly traded MEMS company
LPKF Laser Direct Structuring System
Speedstack 2016 : Changing layer functionality / count of a stack up without removing structures – Preview Jan Richard Attrill (Rev 2) Polar Logo.
General Capability Parameters Feature Y2017 Y2018 Y2019 Standard
Documenting low layer count impedance controlled stacks with Speedstack VMM Professional documentation of low layer count stacks using Speedstack’s Virtual.
Presentation transcript:

What determines impedance ? How is a PCB Made ? What determines impedance ? www.polarinstruments.com

Manufacturing Processes for a Multi-layer PCB Tracks under solder mask The following presentation covers the main processes during the production of a multi-layer PCB. The diagrams which follow represent a section through a 6 layer PCB, as indicated in red. Via hole SMD Pad Section through PCB

Impedance Considerations Typical Layer Construction - 6 Layer PCB Copper Laminate Layer 1 (Outer) FOIL PRE-PREG Impedance Considerations Layer 2 (Inner) INNER LAYER Layer build / stackup is one of the most important aspects of controlled impedance Many combinations of material thickness can be used. PCB Fabricators manufacturing techniques vary Layer 3 (Inner) PRE-PREG Layer 4 (Inner) INNER LAYER Layer 5 (Inner) PRE-PREG Layer 6 (Outer) FOIL

Impedance Considerations Drilling of Bonded Panel Copper Laminate Drilled Hole Layer 1 Impedance Considerations Layer 2 Press temperature and pressure have an effect on the flatness and hence impedance. This should be checked prior to drilling Drilling itself does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electroless Copper Process Addition of Copper to all Exposed Surfaces Copper Drilled Hole Layer 1 Impedance Considerations Layer 2 Electroless copper effects copper thickness on outer layers (T) Sometimes other solutions are used containing carbon etc Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Laminating and Imaging of External Layers UV sensitive film is laminated over top and bottom surfaces of PCB It is then exposed and developed, leaving an exposed image of the PCB pattern Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6 Copper

Impedance Considerations Electro-plating Process 1 Additional Copper to all Exposed Surfaces Laminated Film Plate Additional Copper Layer 1 Impedance Considerations Layer 2 Electro-plating increases the copper thickness on outer layers (T) This will always be variations in the amount of copper added. This finished copper thickness should be used in structure calculations Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electro-plating Process 2 Add Tin over Exposed Copper Areas Tin Plating Laminated Film Additional Copper Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Electro-plating Process 3 Remove Laminated Film Laminated Film Removed Tin Plating Layer 1 Impedance Considerations Layer 2 Does not effect impedance Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Etch Process - Remove Exposed Copper Copper Removed Tin Plating Layer 1 Impedance Considerations Layer 2 The etch process produces an ‘etch back’ or undercut of the tracks. This can be specified by the W / W1 parameters This means that tracks will end up approximately 0,025 mm (0.001”) thinner than the original design. Layer 3 Layer 4 Layer 5 Layer 6

Impedance Considerations Tin Strip - Remove Tin Plating Tin Plating Removed Layer 1 Impedance Considerations Layer 2 The Removal of Tin will slightly reduce the copper thickness (T) on the outer layers Layer 3 Layer 4 Layer 5 Layer 6

PCB is now complete except for surface finishes and panel routing Tracks Via Hole SMD Pad Layer 1 Layer 6 Tracks

Impedance Considerations Solder Mask Application - Curtain Coated Method Apply Liquid Photo-imageable Resist, then Dry Layer 1 Impedance Considerations Some PCB Fabricators chose to check the impedance before the solder mask is added Structures can be checked in Normal and Coated mode Thickness of solder mask should be specified using H1 Layer 6

Impedance Considerations Solder Mask Application Image, Develop and Cure UV Image, Develop and Cure Layer 1 Impedance Considerations Does not effect impedance Layer 6

Impedance Considerations Surface Finish Process Apply Solder to Exposed Copper Areas Layer 1 Impedance Considerations Surface Finish (Tin / Lead / Gold / Silver) is usually only added to pads If board has no solder mask the thickness of finish should be added to T. Layer 6

Impedance Considerations Component Notation SCL2 9624 Impedance Considerations Does not effect impedance

Impedance Considerations Routing (includes second stage drilling) Impedance Considerations Controlled Impedance coupons are routed from the panel Good controls are necessary to ensure that coupons can be matched to manufacturing panels

Impedance Considerations Process finished PCB and coupon for testing Impedance Considerations Controlled Impedance coupons are routed from the panel Controls are necessary to ensure that coupons can be matched to manufacturing panels this should be performed on trial panels prior to production ramp up.

Impedance Considerations Why as a designer do you need to discuss your design with your PCB fabricator? PCB manufacture is a process, it uses materials which are not “Ideal” FR4 for example is a glass resin mix made of two substances with differing electrical properties. PCB Manufacturers need to make small adjustments to designs to maximise yields Impedance Considerations Glass Er 6 Resin Er 3 (FR4) Resin Er < 3 (High performance laminates)

Impedance Considerations Why as a designer do you need to discuss your design with your PCB fabricator? Process varies from one fabricator to another. Press pressures temperatures may vary Pre preg and Core may vary from one Supplier to another. Impedance Considerations Supplier variations

Impedance Considerations Process finished PCB and coupon for testing Impedance Considerations Controlled Impedance coupons are routed from the panel Controls are necessary to ensure that coupons can be matched to manufacturing panels this should be performed on trial panels prior to production ramp up.

Your contacts at Polar: Design & test tools for controlled impedance & Signal integrity PCB Faultfinding systems & software www.polarinstruments.com ©2003 Polar Instruments Your contacts at Polar: USA: Richard Smith (800) 328 0817 UK / Europe: Neil Chamberlain +44 23 9226 9113 Asia / Pacific: Amit Bhardwaj +65 6873 7470

For more information please visit: www.polarinstruments.com Your contacts at Polar: USA: Richard Smith (800) 328 0817 UK / Europe: Neil Chamberlain +44 23 9226 9113 Asia / Pacific: Amit Bhardwaj +65 6873 7470