Maki KUROSAWA VTX Group 2014 Feb 20

Slides:



Advertisements
Similar presentations
MuTRG for Run12 RIKEN/RBRC Itaru Nakagawa 1. Run12 Schedule 14 Cryoweeks -> Mid Jan. ~ End of April GeV pp (2+3 weeks) GeV pp (1+6 weeks)?
Advertisements

MuTr/MuTrig Performance of Run13 RIKEN/RBRC Itaru Nakagawa 1.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
Recently Report LIU Qian. Putting the common end into the moon box We removed this surface of rack when we were installing the common end. We didn’t move.
Time Meeting 1/20/2015 PHENIX Run-15 Preparations Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.
1 HBD Commissioning (II) Itzhak Tserruya HBD group meeting November 28, 2006 Progress from October 3 to November 28, 2006.
Time Meeting PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.
Time Meeting 2/3/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Leo Greiner TC_Int1 Sensor and Readout Status of the PIXEL Detector.
Ladder QA manual. Check items 1 Interlock - Temperature of NOVEC. ✓ Check the difference from the value where the QA in RIKEN was performed is less than.
11 SSD Power and Cooling on the Cone STAR Integration Workshop Howard Matis May 16, 2008 STAR Integration Workshop Howard Matis May 16, 2008.
CEA DSM Irfu 20 th october 2008 EuDet Annual Meeting Marie GELIN on behalf of IRFU – Saclay and IPHC - Strasbourg Zero Suppressed Digital Chip sensor for.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
All Experimenters MeetingDmitri Denisov Week of July 7 to July 15 Summary  Delivered luminosity and operating efficiency u Delivered: 1.4pb -1 u Recorded:
1 EMC Trigger Summery from RunII and discussion for RunIII H.Torii, Kyoto Univ. ERT Lvl-1 meeting.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
High Multiplicity Trigger Operation Status RIKEN/RBRC Itaru Nakagawa On behalf of Toru Nagashima, Aaron Key, SeYoung Han, Shoichi Hasegawa 1.
PERFORMANCE OF THE PHENIX SOUTH MUON ARM Kenneth F. Read Oak Ridge National Lab & University of Tennessee for the PHENIX Collaboration Quark Matter 2002.
Leo Greiner IPHC beam test Beam tests at the ALS and RHIC with a Mimostar-2 telescope.
August 26, 2003P. Nilsson, SPD Group Meeting1 Paul Nilsson, SPD Group Meeting, August 26, 2003 Test Beam 2002 Pixel Response Simulation: Update Jan Conrad.
STAR Collaboration Meeting, BNL – march 2003 Alexandre A. P. Suaide Wayne State University Slide 1 EMC Update Update on EMC –Hardware installed and current.
HBD Report Craig Woody BNL DC Meeting January 7, 2009.
1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.
Overview of PHENIX Muon Tracker Data Analysis PHENIX Muon Tracker Muon Tracker Software Muon Tracker Database Muon Event Display Performance Muon Reconstruction.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
Gamma-ray Large Area Space Telescope Tower 1 TVAC tests Bad ladders issues.
1 Installation Status Remaining Issues RIKEN/RBRC Itaru Nakagawa.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
Time Meeting 2/10/2015 PHENIX Run-15 Status Douglas Fields PHENIX Run-15 Run Coordinator University of New Mexico.
Stability Hidemitsu Asano. pixel unstable point seg#
External Alignment Maya Shimomura (ISU)
LHC1 & COOP September 1995 Report
FVTX High Multiplicity Trigger for Run15
RIKEN/RBRC Itaru Nakagawa
Z-alignment Hidemitsu Asano.
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
The Silicon Drift Detector of the ALICE Experiment
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
RIKEN VTX Software Meeting
Pixel Status Mar 12nd 2012 Maki KUROSAWA RBRC.
Power pulsing of AFTER in magnetic field
External alignment Maya Shimomura (ISU) 12/03/15 RIKEN VTX meeting.
External Alignment Maya Shimomura (ISU)
Radiation Laboratory Meeting
ScECAL+AHCAL+TCMT Combined Beam FNAL
Run16 Y. Akiba.
BESIII EMC electronics
Current status of run14 VTX alignment
Weekly Report Maya SHIMOMURA Run dependent check for VTX alignment
RPC Front End Electronics
VTX readiness for RUN15 Y. Akiba.
Use calibration parameters that are created by using segment v2
The CMS Tracking Readout and Front End Driver Testing
RPC FEE The discriminator boards TDC boards Cost schedule.
Schedule after Shutdown
Reaction Plane Calibration
Current Status of the VTX analysis
PHENIX forward trigger review
RPC Configuration DataBase Pierluigi Paolucci - I.N.F.N. of Naples.
The LHCb Front-end Electronics System Status and Future Development
VTX stability study Hidemitsu Asano.
Primary Vertex with Pixel and Stripixel
Presentation transcript:

Maki KUROSAWA VTX Group 2014 Feb 20 VTX Status Maki KUROSAWA VTX Group 2014 Feb 20

Run 14 We will have a 22 week run. 15 GeV/n AuAu is running (3 weeks). First collision on 13th Feb 200 GeV/n AuAu will start second week of Mar (~Jul 7th).

VTX Status Commissioning started on Feb 3rd. Found one ladder (B1-L11) didn’t work. Current consumption is low. It was working before the installation of VTX FEM is working. Optical cable connection is good. No broken cables. We inspected visually the connection of connectors except for bus connector at detector side. There were no loose connectors. Out put voltage of LV cable was nominal voltage. Possible cause Bus connector were loose. Regulator on SPIRO board. … For more inspection, it is required to disassemble barrel. Nothing to do for this ladder for now.

No Change from Run13 and a test at Chemistry Lab Chip Map of WEST (Commissioning in Run-14 20140205) Pulse Test (sent pulse to col10 and 20) Good Chip 50% Dead Chip 100% Dead Chip 50 CNT acceptance LADDER SPIRO WEST   South North 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 49 Barrel 0 B0-L4 58 51 B0-L3 59 71 B0-L2 27 36 48 B0-L1 28 17 47 B0-L0 29 34 37 Barrel 1 B1-L9 30 31 B1-L8 16 35 38 B1-L7 78 32 46 B1-L6 24 39 B1-L5 61 53 B1-L4 18 40 B1-L3 56 55 B1-L2 20 41 B1-L1 57 60 B1-L0 67 Col 0 is always hot for two chips. should be masked. No Change from Run13 and a test at Chemistry Lab

No Change from a test at Chemistry Lab except for B1-L11 Chip Map of EAST (Commissioning in Run-14 20140205) Pulse Test (sent pulse to col10 and 20) Good Chip 50% Dead Chip 100% Dead Chip 50 CNT acceptance  LADDER SPIRO EAST   North South 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 25 Barrel 0 B0-L5 72 39 B0-L6 73 B0-L7 74 23 69 B0-L8 76 19 68 B0-L9 77 18  32 Barrel 1 B1-L10 21 30 54 B1-L11 62 33 B1-L12 22 31 52 B1-L13 63 70 B1-L14 24 27 50 B1-L15 64 35 B1-:16 26 43 B1-L17 65  14 36  B1-L18  21 42  B1-L19 66 No Change from a test at Chemistry Lab except for B1-L11 current of B1-L11 is less than 2A before and after initialization of read out chips. Ordinal current consumption of ladder is from 3 to 4A.

What we have done at commissioning Optimization of operation parameters for all readout chip. Making of mask file to mask noise pixels. Threshold scan with noise trigger. Setting of threshold level. Noise level is < 0.1% Noise level for most of readout chips is < 0.01%

Hit Map of Barrel 0 (Zero Field RUN402340-0000) low rate SOUTH NORTH WEST The efficiency of B0-L8-South is quite low. Bias voltage for sensor modules of B0-L8-S was applied and we could see leak current.  Not bias issue. Need to check the response from test pulse by changing some setting values on Wed. NORTH SOUTH EAST

Hit Map of Barrel 1 (Zero Field RUN402340-0000) We will check some operation parameters for ladders whose efficiency is low. low rate WEST EAST Connector of bias cable were broken  Fixed LV is OFF

BBCZ vs VTXZ (RUN402336-0000-0004 336k events) Reconstructed with VTX standalone bbcz vs vtxz bbc_z (cm) vtx_y (cm) vtx_z (cm) vtx_x (cm) vtx_x (cm) Mean = -0.2 vtx_z-bbc_z (cm) Event Sequence

Event Number Dependence of Mean Multiplicity (VTXS) Sampling Event Number ADC sum is dropping around 10k events. X vertex is correlated with the dropping mean multiplicity of VTXS. Strip group is now working on this readout issue. GTM file was updated. The issue is supposed to be fixed.

Cluster Number vs bbc q(RUN402389-0000-0004 645k events) VTXP-B0 VTXP-B1 number of cluster (B0) number of cluster (B1) bbcq bbcq VTXS-B2 VTXS-B3 number of cluster (B2) number of cluster (B3) bbcq bbcq

Summary 15 GeV AuAu run started. VTXP is working. Operation parameters were optimized. There are no additional dead area except for one ladder (B1-L11) We have a read out issue for VTXS. The issue is supposed to be fixed today.

BACK UP SLIDES

Hit Rate chip by chip (RUN14 – Zero Field RUN402340) Hit rate is decreased to half for B0-WEST. B0-WEST B0-EAST B1-WEST B1-EAST average hit rate hit rate = 0 is removed for a average calculation Hit Rate (hit / chip / total event) 1.3 0.9 0.4 0.3 Chip Number

(Noise counts/chip) / (Total Number of Events (100k)) Noise-pixel-rate/chip is less than 0.1% B1-L5 chip8 and 9 B0-West B0-East B1-West B1-East 1 count / chip / 100k events

Leave B1-L5-chip8 and 9 chip0 chip1 chip2 chip3 Hit/Total events Threshold DACs chip4 chip5 chip6 chip7 Threshold level 1/3 x MIP (electrons) B1-L5 chip8 and 9 There exist unstable pixels. chip8 chip9 chip10 chip11 chip12 chip13 chip14 chip15 Probably unstable pixels cannot be removed with threshold Keep threshold level as 170

Cluster Number vs bbc q(RUN402389-0000-0004 645k events) VTXP-B0 VTXP-B1 Number of Clusters (EAST B0) Number of Clusters (EAST B0) Number of Clusters (WEST B0) Number of Clusters (WEST B0) VTXS-B2 VTXS-B3 Number of Clusters (EAST B0) Number of Clusters (EAST B0) Number of Clusters (WEST B0) Number of Clusters (WEST B0)