Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.

Slides:



Advertisements
Similar presentations
1 Designing for DVI General Applications Considerations.
Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
ECEN 5004 – Digital Packaging Chapter 4 “Fundamentals of Electrical Package Design” Objectives: Introduction to electrical package design Signal integrity,
Designing a EMC Compatible Electronic Meter using AD7755 a.
   >>> 
MICHAEL CHIANG EECS /05/2013 Presenting: Capacitors.
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
Lecture 101 Capacitors (5.1); Inductors (5.2); LC Combinations (5.3) Prof. Phillips March 7, 2003.
Controlled Impedance An introduction (No electronics background required)
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Layout Considerations of Non-Isolated Switching Mode Power Supply
Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices) Stephen Crump Audio.
Thermal and Layout considerations for Integrated FET chargers Charles Mauney October 2013.
Revised: Aug 1, EE4390 Microprocessors Lessons 29, 30 Welcome to the Real World!
A look at “Common” mistakes
A look at “Common” mistakes David Green Oklahoma State University
PCB Layout Introduction
PCB Layout Introduction
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
EMC Design of PCBs. Contents Introduction Component selection and mounting PCB trace impedance PCB layer stackup Crosstalk control Power distribution.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
1 Decoupling Capacitors Requirements Intel - Microprocessor power levels in the past have increased exponentially, which has led to increased complexity.
Programmable Logic Controllers
PCB DESIGN Dr. P. C. Pandey EE Dept, IIT Bombay Rev. Jan’16.
Phys102 Lecture 10 & 11 DC Circuits Key Points EMF and Terminal Voltage Resistors in Series and in Parallel Circuits Containing Resistor and Capacitor.
University of Tehran 1 Interface Design Connections Omid Fatemi.
Presentation Course: Power System Presented BY: M.Hamza Usman Roll No# BSEE Date: 10, November Section(B) To: Sir, Kashif Mehmood.
1 Fundamentals of EMC Mitigation Strategies John McCloskey NASA/GSFC Chief EMC Engineer Code 565 Building 23, room E
DOODLE DRIVE Presenter: Edward Kidarsa Team 6 Tablet Controlled Vehicle.
Chapter 2. High-speed properties of logic gates.
1 John McCloskey NASA/GSFC Chief EMC Engineer Code 565 Building 29, room Fundamentals of EMC Dipole Antenna.
THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
Problem 3 An infinitely long wire has 5 amps flowing in it. A rectangular loop of wire, oriented as shown in the plane of the paper, has 4 amps in it.
전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Non Ideal Behavior of Components, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology NIB_2 Course outline.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
TRANSDUCERS PRESENTATION BY: Dr.Mohammed Abdulrazzaq
Grounding.
Input Stages for Radio Systems (Low Noise Amplifiers) (LNAs)
How to debug PMP systems A guideline for Application Engineers
How to avoid catching things on fire.
Day 33: November 19, 2014 Crosstalk
Open book, open notes, bring a calculator
Magnetostatics.
Day 31: November 23, 2011 Crosstalk
Gate Drivers Presenter: Bipolar Business Unit Date: November 2018
Lattice (bounce) diagram
Preliminary PCB Layout Presented by: Carey Woolet
Operational Amplifiers
Ground and Power Planes
Presentation transcript:

Electromagnetic Compatibility BHUKYA RAMESH NAIK 1

Digital Circuit Design for EMC BHUKYA RAMESH NAIK 2

Frequency vs Time Domain Bandwidth of a digital signal is related to its rise time by the equation: BW= 1/π.tr Tr=1nS  BW=318MHz BHUKYA RAMESH NAIK 3

Analog vs Digital systems  Analog systems – External noise sources are of main concern  Digital systems – Internal noise sources are of main concern BHUKYA RAMESH NAIK 4

Noise Generation - example  Power supply wiring inductance – 50nH  Transient current – 50mA (Multiple gates taking small currents)  Gate switching time – 1nS  Noise generated = L di/dt = 2.5V !  Even though voltage and current levels are small, switching speed, inductance associated with the circuit etc. matters ………. BHUKYA RAMESH NAIK 5

Digital Circuit – Noise 1  Discharge from output capacitor cause increase in ground potential  Wrong switching of gate 4  Antenna effect of cables connected BHUKYA RAMESH NAIK 6

Digital Circuit – Noise 2  Overlap current during switching causes large transient current to be drawn from the power supply. BHUKYA RAMESH NAIK 7

Resistance vs Inductance of PCB Track  Typical Resistance of a PCB track = 82mΩ/in  Typical loop Inductance = 15nH/in Impedance provided by this inductance at frequencies above 10MHz is much more than 82mΩ. So Inductance of PCB tracks play major role in digital designs BHUKYA RAMESH NAIK 8

Reducing Inductance  Reduce the length of the conductor  PCB track, IC leads etc.  Parallel paths for the current flow BHUKYA RAMESH NAIK 9

Practical Ground connection in a system  To provide Low impedance ground connection between all possible circuits  As many parallel ground paths as possible  Ground grid  Extending to infinite parallel paths – Ground Plane BHUKYA RAMESH NAIK 10

Ground Grid - Example BHUKYA RAMESH NAIK 11

Ground Grid  Width of a trace – DC (low frequency ) consideration to reduce the resistance  Gridding – High frequency considerations to reduce the inductance  Grid should (Better to) be routed before the other circuits. BHUKYA RAMESH NAIK 12

Ground Grid to Ground Plane  The impedance depends on frequency. So to reduce the impedance, as frequency of operation increases, number of parallel paths also should increase.  Extending to infinite parallel paths – Ground Plane BHUKYA RAMESH NAIK 13

Ground Plane as a Grid BHUKYA RAMESH NAIK 14

Loop Area Two conductors carrying currents in opposite directions have a total loop inductance, L 1 +L 2 -2M = 2(L-M) Increasing M will reduce the loop inductance. Placing conductor and return paths close together will increase M and hence reduce the loop inducatcne. BHUKYA RAMESH NAIK 15

Reference Plane Current Distribution BHUKYA RAMESH NAIK 16

Micro-Strip Line Return current will flow where the electric field is present BHUKYA RAMESH NAIK 17

Micro-Strip Line Reference Plane Current Density Distribution necessary to produce minimum inductance BHUKYA RAMESH NAIK 18

Normalized current density Most of the current remains close to the trace BHUKYA RAMESH NAIK 19

Percentage of Reference plane current BHUKYA RAMESH NAIK 20

Cross Talk  Results of interaction between the fields produced by the traces  Field reduces as x/h increases;  So, it can be reduced by placing the conductor closer to the reference plane. BHUKYA RAMESH NAIK 21

Strip-Line Reference Plane current density BHUKYA RAMESH NAIK 22

Reference Plane Current Density  Not as wide as Micro-strip line BHUKYA RAMESH NAIK 23

Asymmetric Strip Line BHUKYA RAMESH NAIK 24

Current Density (h 2 =2h 1 ) Dotted Line – Close Plane Solid Line – Far Plane BHUKYA RAMESH NAIK 25

Comparison BHUKYA RAMESH NAIK 26

End effects Ground plane inductance will be more close to the entry and exit point of currents BHUKYA RAMESH NAIK 27

Ground plane inductance – Single via BHUKYA RAMESH NAIK 28

Via BHUKYA RAMESH NAIK 29

Ground plane inductance – Multiple via BHUKYA RAMESH NAIK 30

Multiple via BHUKYA RAMESH NAIK 31

Digital Logic Transient current flow (Transient current flow path) BHUKYA RAMESH NAIK 32

Micro Strip line – adjacent to ground plane Low to High Transition BHUKYA RAMESH NAIK 33

Micro Strip line – adjacent to ground plane High to Low Transition BHUKYA RAMESH NAIK 34

Micro Strip line – adjacent to power plane Low to High Transition BHUKYA RAMESH NAIK 35

Micro Strip line – adjacent to power plane High to Low Transition BHUKYA RAMESH NAIK 36

Strip line – Between power and Power planes Low to High Transition BHUKYA RAMESH NAIK 37

Strip line – Between power and Power planes High to Low Transition BHUKYA RAMESH NAIK 38

Strip Line between two ground/power planes  Same as micro strip adjacent to ground/power plane  Half current in each plane BHUKYA RAMESH NAIK 39

Strip Line – Less radiative  Currents in two near by loops are in opposite directions, and hence radiations from them almost cancel each other BHUKYA RAMESH NAIK 40

Current flow – In general  It does not matter what the reference plane is - ground or power.  High-to-Low Transition  Current enters the driver IC through signal pin and exit through ground pin  Low-to-High Transition  Current enters the driver IC through power pin and exit through signal pin BHUKYA RAMESH NAIK 41