Device noise Capacitors do not generate noise

Slides:



Advertisements
Similar presentations
Slide 1 of 26ESA AMICSA 2006 Analogue and Mixed-Signal Systems Modelling for Space Communications presented by Dr. Rajan Bedi
Advertisements

DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.
Spring 2007W. Rhett DavisNC State UniversityECE 747Slide 1 ECE 747 Digital Signal Processing Architecture SoC Lecture – Working with Analog-to-Digital.
Chapter 9 Data Acquisition A/D Conversion Introduction
– 1 – Data Converters Data Converter BasicsProfessor Y. Chiu EECT 7327Fall 2014 Data Converter Basics.
Introduction to Analog-to-Digital Converters
Effective Bits. An ideal model of a digital waveform recorder OffsetGain Sampling Timebase oscillator Fs ADC Waveform Memory Address counter Compute Engine.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
EE Audio Signals and Systems Amplifiers Kevin D. Donohue Electrical and Computer Engineering University of Kentucky.
Data Converter Performance Metric
 Distortion – the alteration of the original shape of a waveform.  Function of distortion analyzer: measuring the extent of distortion (the o/p differs.
Electronics Involves the use of devices and circuits to control the flow of electric current to achieve some purpose. These circuits contain: Resistors,
FE8113 ”High Speed Data Converters”
Sensitivity System sensitivity is defined as the available input signal level Si for a given (SNR)O Si is called the minimum detectable signal An expression.
ECE 590 Microwave Transmission for Telecommunications Noise and Distortion in Microwave Systems March 18, 25, 2004.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
Microprocessor Interface
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: ADC Resolution: Myth and Reality Mitch Ferguson,
OPERATIONAL AMPLIFIERS. BASIC OP-AMP Symbol and Terminals A standard operational amplifier (op-amp) has; V out is the output voltage, V+ is the non-inverting.
Lecture # 16 &17 Complementary symmetry & push-pull Amplifiers
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
General Characteristics of Negative-Feedback Amplifiers
SPECTRUM ANALYZER 9 kHz GHz
Amplifiers Amplifier Parameters Gain = Po/Pi in dB = 10 log (Po/Pi)
Chapter 10: Noise In Microwave Circuits
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Electronic Noise Noise phenomena Device noise models
Technical Report High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and Engineering Department The Pennsylvania.
DSL lines diagnostics - Parameters of analog part of xDSL transceiver Access Networks 2010/11 Ľ. Maceková, KEMT- FEI – TU - Košice.
THERMAL NOISE ESTIMATION IN SWITCHED-CAPACITOR CIRCUITS
COMMUNICATION SYSTEM EEEB453 Chapter 5 (Part III) DIGITAL TRANSMISSION Intan Shafinaz Mustafa Dept of Electrical Engineering Universiti Tenaga Nasional.
Signal Analyzers. Introduction In the first 14 chapters we discussed measurement techniques in the time domain, that is, measurement of parameters that.
Technical Report 4 for Pittsburgh Digital Greenhouse High Speed CMOS A/D Converter Circuit for Radio Frequency Signal Kyusun Choi Computer Science and.
PRESENTATION ON:  Voltage Amplifier Presentation made by: GOSAI VIVEK ( )
Electronics Technology Fundamentals Chapter 15 Frequency Response and Passive Filters.
Data Converter Performance Metric EE174 – SJSU Tan Nguyen.
Function Generators. FUNCTION GENERATORS Function generators, which are very important and versatile instruments. provide a variety of output waveforms.
For more course tutorials visit ECET 310 Entire Course (Devry) For more course tutorials visit ECET 310 Week 1 Homework.
Presented by Ken Chan Prepared by Ken Chan
Dr. Clincy Professor of CS
B.Sc. Thesis by Çağrı Gürleyük
MECH 373 Instrumentation and Measurements
Maj Jeffrey Falkinburg Room 2E46E
Dynamic Specifications
Network Analysis and Synthesis
Review for Fun II Test 1.
Quiz: Coherent Sampling and Filtering to Improve SNR and THD TIPL 4303 TI Precision Labs – ADCs Hello, and welcome to the TI Precision Lab discussing.
Harmonic Distortion Analyzer, Wave Analyzer and Function Generator
Filters and the Bode Plot
Basics of Converter Technology
Receiver Performance & Characteristics
International Africa University Faculty of Engineering Eight Semester
6.0 Voltage Regulators.
Dr. Clincy Professor of CS
Created by Art Kay, Luis Chioye Presented by Peggy Liska
Introduction to Frequency Domain TIPL 4301 TI Precision Labs – ADCs
Quiz: Introduction to Frequency Domain TIPL TI Precision Labs – ADCs
Electronic Noise Time vs frequency domain noises
Filtered noise: Chapter 9 Figure 06 Chapter 9 Figure 07.
Chapter4 Bandpass Signalling Bandpass Filtering and Linear Distortion
Distortion Analysis XIN(t) XOUT(t) Nonlinear System If.
Software Defined Radio
Chapter 4 – Operational Amplifiers – Part 2
PNOISE Analysis of Pipelined ADCs
Uses of filters To remove unwanted components in a signal
Chapter 5 OUTLINE Op-Amp from 2-Port Blocks
INFORMATION CAPACITY AND NOISE
ADS54J60 Test.
Presentation transcript:

Device noise Capacitors do not generate noise Inductors do not generator noise Resistors generate white thermal noise Active devices generate multiple kinds of noise

Chapter 9 Figure 12

Chapter 9 Figure 13 Regardless how complicated the network is, as long as all C’s can be reduced to Ceq, total voltage noise power on Ceq is kT/Ceq

Rs L Rs L Vs VRs iL Regardless how complicated the network is, as long as all L’s can be reduced to Leq, total current noise power through Leq is kT/Leq

Sampling noise The switch may be sized differently, the switch’s on resistance value may differ, the on resistance value may change with Vin levels, but voltage noise power of sampled value in cap is kT/C

So make the input stage low noise and high gain! 1.03 Chapter 9 Figure 16 So make the input stage low noise and high gain!

  Chapter 9 Figure 18      

Chapter 9 Figure 20  

Distortion Analysis XIN(t) XOUT(t) Nonlinear System If  

Harmonic distortion fs=20MHz, fa=7MHz 1st = 7MHz 2nd = 2*7 = 14 = 20 – 6 = 6 MHz 3rd = 3*7 = 21 = 21 – 20 = 1 MHz 4th = 4*7 = 28 = 28 – 20 = 8 MHz 5th = 5*7 = 35 = 40 – 35 = 5 MHz 6th = 6*7 = 42 = 42 – 40 = 2 MHz 7th = 7*7 = 9 MHz Harmonic distortion is normally specified in dBc (decibels below carrier). Generally specified with an input signal near full-scale (generally 0.5 to 1 dB below full-scale to prevent clipping).

Distortion Analysis Signal to noise and distortion ratio: Total Harmonic Distortion, THD Signal to noise ratio: Signal to noise and distortion ratio: ENOB = (SINAD-1.76)/6.02

Distortion Analysis Spurious free dynamic range: In most cases, input signal is near full scale, and the largest spurious component is one of the harmonic distortion components: In dB, it is equal to the height difference between signal and the largest spur

Spurious Free Dynamic Range (SFDR) Probably the most significant specification for a circuit used in a communications application is its spurious free dynamic range (SFDR). SFDR is defined as the ratio of the signal power to the largest spurious component power.. For input signal near full-scale, SFDR is generally determined by the largest harmonics For small input signals, other spurs, which are not harmonic to the input signal, may become larger that the harmonic distortion components. Therefore, SFDR considers all spurs, regardless harmonic or not.

Example SFDR with fs=80 MHz and fa=69.1 MHz 14-bit, 80 MSPS wideband ADC designed for communications applications single-tone SFDR for a 69.1 MHz input 89 dBc SFDR

M=4096; %#points in FFT J=123; %#periods of sine in M points a = 1%logspace(-3,0,20)*1.5 x=a*sin(2*pi*J*[0:M-1]'/M); %input pur sine wave y=LNA(x); %output of LNA yquant = round(y*2^(N-1))/2^(N-1); %quantized y YFFT = 2*(abs(fft(yquant)/M)).^2; YFFTdB = 10*log10(2^(-2*N)/1000000+YFFT); Psig = YFFT(J+1); YFFT(J+1)=0; SFDR = 10*log10(Psig/max(YFFT(2:M/2)))]; HD=0; for k=2:11, HD=HD+YFFT(J*k+1); YFFT(J*k+1)=0; end Pnoise = sum(YFFT(2:M/2)); THD = 10*log10(HD/Psig); SNR = 10*log10(Psig/Pnoise);

SFDR as a function of signal amplitude SFDR in dBc drops as signal amplitude decreases But SFDR in dBFS does not In fact, SFDR dBFS generally improves, since linearity is better for small signals

Chapter 9 Figure 24