The SuperB Silicon Vertex Tracker

Slides:



Advertisements
Similar presentations
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Advertisements

G. RizzoSuperB WorkShop – 17 November R&D on silicon pixels and strips Giuliana Rizzo for the Pisa BaBar Group SuperB WorkShop Frascati-17 November.
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
SuperB Detector Summary SuperB Miniworkshop, Oxford 18/19 th May 2011
High-resolution, fast and radiation-hard silicon tracking station CBM collaboration meeting March 2005 STS working group.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
Adrian Bevan Queen Mary, University of London SVT Mechanical Support and Strip Sensors.
CLICdp achievements in 2014 and goals for 2015 Lucie Linssen, CERN on behalf of the CLICdp collaboration CLIC workshop, January 30 th
FPCCD Vertex detector 22 Dec Y. Sugimoto KEK.
Apollo Go, NCU Taiwan BES III Luminosity Monitor Apollo Go National Central University, Taiwan September 16, 2002.
UK Activities on pixels. Adrian Bevan 1, Jamie Crooks 2, Andrew Lintern 2, Andy Nichols 2, Marcel Stanitzki 2, Renato Turchetta 2, Fergus Wilson 2. 1 Queen.
High-resolution, fast and radiation-hard silicon tracking station CBM collaboration meeting March 2005 STS working group.
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
Rutherford Appleton Laboratory Particle Physics Department G. Villani CALICE MAPS Siena October th Topical Seminar on Innovative Particle and.
Sept 9, 2010G.Rizzo – Pixel 2010 – Grindelwald - CH1 Giuliana Rizzo INFN and University, Pisa on behalf of SuperB group Thin Pixel Development for the.
Blair Ratcliff, SLACUS R&D Meeting, Sept. 3, 2008 Blair Ratcliff SLAC Detector R&D: Overview and Opportunities Detector Overview (some old news!). Present.
ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
Status Report of the SVT external layers Lorenzo Vitale University and INFN Trieste.
Apr 23, 2010G.Rizzo – VIPS Pavia1 Giuliana Rizzo INFN and University, Pisa on behalf of SuperB group Pixel Sensors with Vertical Integration Technologies.
F. Bosi, M.Massa SuperB Workshop, Isola d’Elba May 28 – June2, 2011, 11 Layer0 - SVT Mechanics F. Bosi – M.Massa INFN-Pisa on behalf of the SuperB SVT.
G. RizzoSVT Meeting – April, SVT Update SVT bi-weekly Meeting - April, Giuliana Rizzo Universita’ & INFN Pisa Group Organization & WBS.
Vertical Integration Workshop, Schloss Ringberg, April 6 –9, 2008 V. Re1 Valerio Re INFN Pavia and University of Bergamo on behalf of the SuperB collaboration.
G. RizzoSVT Status – SuperB Workshop, SLAC Oct SVT- Status Update on R&D activities for TDR X SuperB General Meeting Workshop SLAC – Oct. 6-9,
The SuperB Silicon Vertex Tracker Abstract : The SuperB project aims to build an asymmetric e+ - e- collider capable of reaching.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
G. RizzoSVT - SuperB Workshop – Paris 16 Feb SVT Plans for TDR Activities since Elba Meeting Plans for TDR preparation Giuliana Rizzo Universita’
Andrei Nomerotski 1 Andrei Nomerotski, University of Oxford Ringberg Workshop, 8 April 2008 Pixels with Internal Storage: ISIS by LCFI.
Update on & SVT readout chip requirements
SVT – SuperB Workshop – Annecy March 2010
Valerio Re INFN Pavia and University of Bergamo
Developing Radiation Hard Silicon for the Vertex Locator
10-12 April 2013, INFN-LNF, Frascati, Italy
Giuliana Rizzo INFN and University, Pisa on behalf of SVT-SuperB group
 Silicon Vertex Detector Upgrade for the Belle II Experiment
SVT Parallel-SuperB Workshop Perugia, June
SVT subchapters & editors
Technical Design for the Mu3e Detector
Preliminary thoughts on SVT services
BaBar Silicon Tracker Perspective
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Giuliana Rizzo INFN and University, Pisa on behalf of SVT-SuperB group
IBL Overview Darren Leung ~ 8/15/2013 ~ UW B305.
INFN Pavia and University of Bergamo
Layer0 - SVT Mechanics update (MDI meeting)
SVT front-end electronics
SVT Mechanics Baseline SuperB SVT configuration
Simulated vertex precision
A 3D deep n-well CMOS MAPS for the ILC vertex detector
  at Super tau-charm
Characterization of the APSEL4D MAPS chip
Adapting the via last Design
Update on SVT activities
SVT-Attivita’ e preventivi INFN 2012
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
Rita De Masi IPHC-Strasbourg on behalf of the IPHC-IRFU collaboration
Report about “Forward Instrumentation” Issues
Silicon tracker and sensor R&D for sPHENIX
SVT detector electronics
SVT detector electronics
Francesco Forti SuperB Workshop LNF, March, 2006
Niels Tuning (Outer Tracker Group LHCb)
SVT- Status Update on R&D activities for TDR
The LHCb VErtex LOcator
General Introduction to IFR
SVT detector electronics
SVT – SuperB Workshop – Frascati Sept. 2010
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

The SuperB Silicon Vertex Tracker Reduced beam energy asymmetry of SuperB (7x4 GeV) requires improved vertex resolution to reach performance similar to present B-Factories Layer0 options under study for TDR-2010 Hybrid Pixels: viable option  baseline for TDR Front-end pitch reduced to 50x50 mm2 in a first prototype chip submitted by the end of 2009. CMOS MAPS: new & challenging technology but very promising  sensor & readout in 50 mm thick chip! Extensive R&D (SLIM5-Collaboration) on Deep N-Well devices 50x50mm2 with fast readout architecture. CMOS MAPS matrix (4k pixels) with in pixel sparsification and timestamp successfully tested with beams. Thin pixels with Vertical Integration: Reduction of material and improved performance achievable with VI First DNW MAPS (2 tiers) submitted with Chartered/Tezzaron 130 nm Striplets: thin double sided silicon sensor with short strips mature technology, less robust against background occupancy. Bp p decay mode, bg=0.28, beam pipe X/X0=0.42%, hit resolution =10 mm Fast Simulation Dt resolution (ps) MAPS (2 layers) Hybrid Pixels (single layer) Lower material & improved performance Vertex detector design based on current BaBar SVT + an innermost Layer0 Radius~1.5 cm, pitch 50 mm, X/X0 ~1%, backg. > 5MHz/cm2, TID ~1MRad/yr Giuliana Rizzo 11th Pisa Meeting on Advanced Detectors – 24-29 May 2009

Layer0 R&D Recent Results SLIM 5 Testbeam @ CERN (Sept 2008) ST Microelectroncs 130 nm Deep NWell MAPS concept Successfully tested two options for Layer0 CMOS MAPS matrix with fast readout architecture (4096 pixels, 50x50 mm pitch, sparsification and timestamp) Hit efficiency up to 92% with room for improvement Intrisinc resolution ~ 14 mm compatible with digital readout. Striplet module with FSSR2 readout chips S/N=25 (thickness 200mm), Efficiency > 98% More details: M. Villa - talk, L. Vitale - poster MAPS Hit Efficiency vs threshold 0.5 MIP Light support with integrated cooling for pixel module (P=2W/cm2) Carbon Fiber support with integrated microchannel with coolant fluid developed: Total support/cooling thickness ~ 0.3 % X0 First thermo-hydraulic measurements on prototypes in good agreement with simulation. More details: F. Bosi’s poster Carbon Fiber Support with microchannels 0.7 mm 12.8 mm Giuliana Rizzo 11th Pisa Meeting on Advanced Detectors – 24-29 May 2009