UNIFIED LEARNING PLATFORM FOR

Slides:

Advertisements

Similar presentations

HOlistic Platform Design for Smart Buildings

Advertisements

Pocket PC – DSP Integrated System Gliwice February 13 th, 2009.

Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.

ICANN workshop, September 14, Athens, Greece Intelligent Affective Interaction technologies and applications.

MODULAR TE Valorisation Conference Dr.-Ing. Juergen Wehling Faculty for Engineering Sciences, Department of Technology (Lectureship) TUD, Prof. Dr.-Ing.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.

Healthnet John Bauman Kyunghwan Choi Adam Goldhammer Eugene Marinelli.

1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.

1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.

- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.

Student view of SE study program at FER, Zagreb Ivan Belfinger Mentor: prof. dr. sc. Krešimir Fertalj Faculty of Electrical Engineering and Computing,

Instruments for support to innovative and competitive SMEs in Serbia

Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.

1 © © Copyright x-113www.spectrumdigital.com Spectrum Digital XDS560R USB JTAG Emulator.

TEMPUS project CD-JEP 16160/2001 Innovation of Computer Science Curriculum in Higher Education.

Advanced e-Learning techniques for teaching C-programming and selected features of Java and C++ Proposed by Dr. Chittaranjan Mandal, Associate Professor,

Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.

Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.

A Unified, Low-overhead Framework to Support Continuous Profiling and Optimization Xubin (Ben) He Storage Technology & Architecture Research(STAR)

Laboratory of Integrated Systems Polytechnic School University of São Paulo Polytechnic School University of São Paulo.

IT Education in Serbia Prof. Dr. Ivan Milentiejvic Computer Science Department Faculty of Electronic Engineering University of Nis University of NisSerbia.

11 Workshop on Information Technology March Shanghaï CONFIDENTIAL Architectures & Digital IC design.

Rafael Rodríguez Clemente. Coordinator* *Estación Biológica de Doñana, CSIC. Sevilla (Spain) MoCo Meeting, Casablanca (Morocco)

System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.

Institut für Computertechnik ICT Institute of Computer Technology Remote Control and Reconfiguration of Laboratories for Education and Training Vienna.

ENGINE Project Introduction Przemysław Kazienko The Project Coordinator.

Embedded Systems Information Day IST Call 5, Workprogramme Brussels, 16 th March 2005 Javid Khan Information Society and Media Directorate General.

Lab practicing for Computer Network Design course Ljupco Antovski University St. Cyril and Methodius, Institute of Informatics, Faculty.

Research Profile Dr. N. D. Gohar NUST School of Electrical Engineering and Computer Science A center of excellence for quality education and research.

Dan Fakulteta elektrotehnike i računarstva Sveučilišta u Zagrebu, 25. studenoga Conclusion 3. ISEMIC application 2. Goal of the project Intelligent.

Timothy Kritzler and Joseph Mintun Sponsor: Martin Engineering, Illinois Advisors: Dr. Malinowski and Dr. Ahn Bradley University Electrical and Computer.

. The Fifth Framework Programme of the European Community COMPETITIVE AND SUSTAINABLE GROWTH PROGRAMME Co-operative Research Project (CRAFT) Printed circuit.

CASTNESS'07 Objectives 1 CASTNESS’07 1/3 - Objectives promote development of European reference platform for Numerical Embedded and Scalable Systems: Mastery.

DEREL TEMPUS DEVELOPMENT OF ENVIRONMENTAL AND RESOURCES ENGINEERING LEARNING 1 st YEAR PROGRESS REPORT University of Novi Sad Serbia.

Center for Embedded Systems (CECS) Eli Bozorgzadeh Computer Science Department.

TRACEABILITY OF THE SWINE VALUE CHAIN: SMEs independence from famous trademarks István Mezgár Computer and Automation Research Institute.

Tempus JEP_41099_2006 Silvia Ghilezan Project coordinator Faculty of Technical Sciences University Novi Sad Doctoral School towards European Knowledge.

Technical University of Košice Slovakia Presentation of Project Ideas at the International Consortium Board Meeting held at Uzhhorod National University.

Kick-off meeting, Tempus project FUSE, January 2014.

LOGO of partner institution Building Network of Remote Labs for strenghthening university- secondary vocational schools collaboration С# APPLICATION FOR.

Accelerating the pace of power electronics development Typhoon RTDS Electronic Design Automation (EDA) for eCars and Power Electronics “Living in Interesting.

ARTEMIS Industry Association Title Presentation - 1 COACH ME Semi automatic coaching system deployable indoors and outdoors.

LOGO of partner institution Building Network of Remote Labs for strenghthening university- secondary vocational schools collaboration THE USAGE OF FPGA.

UNIFIED LEARNING PLATFORM FOR EMBEDDED ENGINEERING FP7-ICT / Miodrag Temerinac Faculty of technical sciences Novi Sad, Serbia.

“ Technical Skills for Non – Engineers” COE Technical Education and Skill Development Program (Phase I)

LOGO of partner institution Building Network of Remote Labs for strenghthening university- secondary vocational schools collaboration APPLICATION OF LOGISIM.

1 © 2007 Humboldt Consortium Fraunhoferstraße Darmstadt HUMBOLDT Surveys: The Handbook of Standards and the User Classification.

Partner logo (optional)

UML Profile for SDR Hardware/Software Adequacy Verification

EMBEDDED SYSTEMS.

Alessandro Lonardo Referente Locale TT Sezione di Roma 1 Piero Vicini

UNIFIED LEARNING PLATFORM FOR

Branko Koprivica, Alenka Milovanović, Đorđe Damnjanović

Teacher ICT Readiness A Baseline Study 2016

Teacher ICT Readiness A Baseline Study 2016

Final Year Project (FYP)

A Brief Project Description

Microcomputer Systems 1

WP1: Existing Undergraduate Curriculum Faculty of Technical Sciences

Examples of Real-Time and Embedded Systems

Journey: Introduction to Embedded Systems

Advanced Digital Systems Design Methodology

An overview of the Erasmus+ Key Action 2 project

Self Introduction & Progress Report

智慧電子應用設計導論(1/3) Arduino

Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs

Southern Polytechnic College of Engineering & Engineering Technology

Presentation transcript:

UNIFIED LEARNING PLATFORM FOR 31.07.2018 UNIFIED LEARNING PLATFORM FOR EMBEDDED ENGINEERING FP7-ICT-2011-8 / 317882 Miodrag Temerinac Faculty of technical sciences Novi Sad, Serbia MIPRO-RIDE 2013 Opatija, 22 May 2013 1

MOTIVATION: Overcoming high barrier in engineering studies 31.07.2018 MOTIVATION: Overcoming high barrier in engineering studies of embedded systems variety of structure (processor, communication, sensor) variety of applications (automation, automotive, consumer) GOAL: Unified learning platform for studies of embedded systems modular and scalable equipped with education-oriented tools accompanied with set of exercises in open-source library

PROJECT DATA: Acronym: E2LP Identifier: FP7-ICT-2011-8 / 317882 (CP) Budget: 2.095.884 EUR Start: 01.09.2012 Duration: 36 months Consortium: 4 universities, 3 research, 2 SME

CONSORTIUM: Faculty of technical sciences, Univ. Novi Sad, Serbia (coordinator) RD Institute Rudjer Boskovic, Zagreb, Croatia Faculty of engineering, Univ. Freiburg, Germany Commissariat a l energie atomique et aux energies alternatives, Paris, France RD Institute for automation and measurements, Warsaw, Poland Creativitic Innova SL, La Rioja, Spain (SME) 7. RD Institute RT-RK, computer based systems Novi Sad, Serbia (SME) 8. Faculty of electrical engineering and computing, Univ. Zagreb, Croatia 9. Ben Gurion university of Negev, Israel

E2LP kickoff meeting: Paris 01.10.2012

FIVE TOUCHABLE OUTPUTS: E2LP platform 2. Basic set of exercises 3. AR (augmented reality) interface 4. Remote lab 5. Evaluation methodology with tools

E2LP PLATFORM: Basic module (mother board) host controller (ARM) interfaces (USB, HDMI, LAN, …) Interconnection setup (FPGA) Extension modules (daughter boards) processor modules (ARM, MIPS) comm modules (WiFi, BT, Zigbee, ..) Sensor modules BASIC SET OF EXERCIESES: 1. Digital Logic 2. Microcomputers 3. Communication networks 4. DSP applications 5. Digital Systems Design 6. Computer based systems 7. Embedded Systems

AUGMENTED REALITY INTERFACE IN EDUCATION Datasheet information merge of data and hardware associative understanding for students easy to extend

REMOTE LAB CONCEPT & EVALUATION TOOLS open source library of exercises background behavior analysis and adjustment assistance for students evaluation and guidance in education process

TIMELINE: 1st year Requirements and specifications First version of the E2LP platform Basic set of exercises 2nd year E2LP verification & improvement at universities in consortium AR interface Remote lab (IP platform with open source exercise sets) 3rd year Evaluation methodology with tools Propagation on other EU universities

Thank you. Questions? miodrag.temerinac@rt-rk.com