LFD Correlator MWA-LFD Kick-off Meeting San Diego 5-June-2006

Slides:



Advertisements
Similar presentations
1 of 24 The new way for FPGA & ASIC development © GE-Research.
Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Memory Chapter 3. Slide 2 of 14Chapter 1 Objectives  Explain the types of memory  Explain the types of RAM  Explain the working of the RAM  List the.
Offering the freedom to design solutions Sundance PXIe Solution.
Parts & Functions of a Computer. 2 Functions of a Computer.
PELICAN Imaging Framework Imaging on short timescales leads to very large correlator output data rates. In order to cope with these rates and produce updated.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
The SKA Molonglo Prototype (SKAMP) Project SKA Meeting - April 2006 Anne Green.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
6. The CPU and Memory Chapt. 7.
PCI/104 Explanation and Uses in Test Program Set Development.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
ASKAP Signal Processing Overview DIFX Users and Developers Meeting
Mr C Johnston ICT Teacher BTEC IT Unit 02 - Lesson 03 Inside Computers #2 – Drives, Connectors and Internal Memory.
1 A+ Guide to Managing and Maintaining Your PC, Fifth Edition Hardware Needs Software to Work Hardware  Physical components of a computer  Visible part.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 1 Introducing Hardware.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler
Design Criteria and Proposal for a CBM Trigger/DAQ Hardware Prototype Joachim Gläß Computer Engineering, University of Mannheim Contents –Requirements.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Computer Architecture Lecture 24 Fasih ur Rehman.
Review of developments in Australasia and mainland Asia Steven Tingay Swinburne University of Technology Next Generation correlator meeting, JIVE 27 -
Correlator Options for 128T MWA Cambridge Meeting Roger Cappallo MIT Haystack Observatory
ATCA GPU Correlator Strawman Design ASTRONOMY AND SPACE SCIENCE Chris Phillips | LBA Lead Scientist 17 November 2015.
FEE Electronics progress PCB layout 18th March 2009.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
1 Hardware Tests of Compute Node Carrier Board Hao Xu IHEP, CAS.
UniBoard Progress Meeting, December 2009 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Progress Meeting, December 2009 Contract no
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Primary Storage The Triplets – ROM & RAM & Cache.
Introduction to the FPGA and Labs
JIVE UniBoard Correlator External Review
AMC13 Project Status E. Hazen - Boston University
Test Boards Design for LTDB
Personal Computers A Research and Reverse Engineering
CALICE DAQ Developments
Computer Hardware – System Unit
ASKAP High Time Res Capabilities
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
DHH progress report Igor Konorov TUM, Physics Department, E18
ECE 4110–5110 Digital System Design
Mr C Johnston ICT Teacher
JIVE UniBoard Correlator (JUC) Firmware
FPGA Implementation of Multicore AES 128/192/256
The Triplets – ROM & RAM & Cache
John Bunton Casper Workshop, Cape Town 28 September – 2 October, 2009
Matrix Processor / Backplane Design Details
FPGA.
Implementation of IDEA on a Reconfigurable Computer
Table 1: The specification of the PSICM and the ePSICM Prototypes
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
FEE Electronics progress
Technical Communication Skills Practicum
The Uniboard  FPGA Processing for Astronomy
Programmable Logic- How do they do that?
Presentation transcript:

LFD Correlator MWA-LFD Kick-off Meeting San Diego 5-June-2006 John Bunton CSIRO ICT Centre, Sydney

No. of Correlations 523,264 How do we implement so many? Traditionally – Systolic array of multipliers and calculate all at once. Need 2800 FPGAs and we process 300MHz of bandwidth. Make each multiplier process multiple baselines per input data set. Correlation Cell – currently under development for SKAMP LFD to piggy back on this

Correlation Cell Input 16 pairs of data Calculate 256 correlation 49,152 correlation/FPGA For LFD 12 FPGAs 1.2-1.5 MHz of bandwidth SKAMP design has six per board For LFD up to 12 MHz per card cage 4bit complex multiply in 18-bit multiplier Accumulation to block RAM

Physical Based on AdvancedTCA standard 8U Boards Three connector areas – Power, backplane and free Use free area to connect to Rear Transition Module (RTM) RTM connectors only - easy to change Inbuilt temperature control

Schematic of SKAMP Correlator board

Input/Output and Route-Autocorrelate Two FX20 Input 16 rocket I/O use unidirectional Output 16 Rocket I/O unidirectional Can daisy chain modules Connector on Rear Transition Module RTM Infiniband for SKAMP Ethernet CX4 for LFD Two FX20

Routing to boards Pair of boards process 1-1.5 MHz Ethernet Switches route appropriate spectral data to appropriate board This then daisy chains data to second board Can then daisy chain to later generation processing module – pulsar binner? Two FX20

Compute Engine Six SX35 FPGAs 1152 Correlation cells Up to 294k correlations at a time, need 2 boards for full set Input requirements 1024 bytes in 256 clock cycles - 4 bytes per clock cycle. Each FPGA needs a subset of the data

Long Term Accumulator - SKAMP Number of Correlation require DRAM for storage Data rate requires two DIMM modules for 3xSX35 Three SX35 Two LX15 + DDR2 DIMM Half of Correlation and LTA hardware

Interface and Control SKAMP FX12 with flash RAM to configure board Two Ethernet connections one is a data pipe, second for control USB2 for diagnostics with laptop Upgrade to FX20 – adds 8 Rocket I/O for LFD output data rate FX12/20 + Flash RAM

Schematic of SKAMP Correlator board Correlator interface Correlations Routing Long Term Accumulations Autocorrelations

Alternative Cross Connect Current LFD concept uses commercial switchs Process 8 tiles at node – 8 way cross connect. Need 64 way at correlator plus data reorder 3Gbit fibre has 8 dual pol. @ 16MHz bandwidth SKAMP filterbank boards accept 2 x 8 inputs first stage FPGAs. 4 way backplane and 2 way in output FPGAs gives full cross connect.

Cross connects in SKAMP filterbanks 2 way cross connect Data reordering Fine Channelisation? 8 way cross connect cross connect on backplane 4 way for LFD (x12 for SKAMP) SX35 processing FPGAs not needed for LFD?

Progress Schematics being finalised and board definition started. Boards in 3-6 months John Russel & Chris Weimann Initial simulation show full utilisation of FPGA memory and multipliers possible. More VHDL coding resources needed Currently Ludi de Souza half time