Diagram of microprocessor interface with IO devices

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

INPUT-OUTPUT ORGANIZATION
11-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL I/O System Design.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
8255 – PROGRAMMABLE PARALLEL
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
INPUT-OUTPUT ORGANIZATION
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Applications of PPI A/D - Temperature Sensor. Analog to Digital.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
PPI-8255.
EE3721 Computer System Principles
Programmable Interrupt Controller (PIC)
PROGRAMMABLE PERIPHERAL INTERFACE -8255
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
8255:Programmable Peripheral Interface
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
Computer Organization and Design
8255 Programmable Peripheral Interface
Types of format of data transfer
Seminar On 8085 microprocessor
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Serial mode of data transfer
8255: Programmable Peripheral Interface (PPI)
COURSE OUTCOMES OF Microprocessor and programming
Interfacing I/O Devices
UNIT – Microcontroller.
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
I/O Memory Interface Topics:
Programmable Interval Timer
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Computer Organization and Design
Interfacing Memory Interfacing.
Chapter 7 Features and Interfacing of Programmable Devices for 8085 based systems.
Number Representations and Basic Processor Architecture
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
8255.
Serial Communication Interface: Using 8251
Parallel communication interface 8255
Architecture & Support Components
Programmable Interval timer 8253 / 8254
Programmable Peripheral Interface
8085 Microprocessor Architecture
82C55 Programmable Peripheral Interface
8259 Programmable Interrupt Controller
Programmable Interval timer 8253 / 8254
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Programmable Peripheral Interface
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
8051 Micro Controller.
8085 Microprocessor Architecture
The Programmable Peripheral Interface (8255A)
Presentation transcript:

Diagram of microprocessor interface with IO devices

IO Controller (Port memory) It converts data & control information from microprocessor interface to the specific signal required by the peripheral device. They are also known as port memory.

Functions of IO controller Data conversion : match signal format, Synchronization : match timing characteristic of microprocessor and IO device. Device selection.  

Salient features of IO controller Programmable, Communicates with the outside world, Very few registers, Two buses System bus on MPU side - (data, address, /RD, /WR, /CS lines) Peripheral bus on IO device side – (data, handshake, interrupt lines).

Programmable interfacing device Device that can be configured (changing its working mode) by writing an instruction to the device through the microprocessor.

Requirements for a programmable interfacing device Input output data registers, Capability for bidirectional data flow, Hand shake and interrupt signals, Control logic, Chip select logic,  

Representation of IO controller

Registers of a programmable interfacing device Essentially Data register, Control register, and optionally Status register.  

Data register Registers that can be used as I/O ports to input or output data. These are bidirectional latches built out of input and output buffers.  Can be programmed to function as an input or output port with the help of command word written in control register. There may be one or more data registers in a programmable interfacing device.

Control register The control register configures the data registers to work in various modes with the help of control word written into this register. There is only a single control register in a programmable interfacing device. Control register is write only register.

Control word The bit pattern which inputted into the control register, changes the configuration of the programmable device.  

Status register It monitors the data lines of the data register, (viz., to monitor the data ready signal). Used in data input / output with handshake. There may be a single status register in a programmable interfacing device. Status register is read only register. Status register may have the same address as that of control register which is write only.

Working principle of programmable IO device A programmable I/O device is programmed by writing a control word into the control register. Its status can be verified by reading the status register. Afterwards data can be read or write to the data register as it is configured.  

Access IO controller An IO controller is accessed by the addresses of various registers contained in the IO port device, and using data transfer instructions.

Programming the IO controller 1. Preparation Determine whether the IO controller is memory or IO mapped and the appropriate data transfer instructions, Determine the full address of Control (CR), Data (DR) and Status registers (SR), Determine the control word (CW) for configuring the data registers  

Programming the IO controller (cont.) 2. Configuration of IO controller (through Control register) The program: MVI A, CW OUT CR8

Programming the IO controller (cont.) 3. Data Input / Output (through Data register) Input data - read the data from IO controller’s data register into accumulator register IN DR8 Output data- write data from accumulator register into IO controller’s data register MVI A, databyte OUT DR8

Example: A simple IO controller Construction (cont.)

Registers of the IO controller (cont.) It includes a control, a data and a status register. The data register ( two 8 bit latches in opposite directions), its IO mode is determined by bit D0 in the control register, Input mode : If D0 = 1; Input latch is enabled and MPU can read a byte of data uses RD⌐ signal. Output mode: if D0 = 0; MPU uses WR⌐ signal to write to the port and send out a byte. Summary of the various registers  

Programming the IO controller as output (cont.) Control word to configure IO port as output device - 00h (set D0=0) input device - 01h (set D0=1) Address of registers control register (CR) is FFh data register (DR) is FEh Codes: 1. Configuration MVIA, 00h ; control word = 00h OUT FFh ; write into control register (DR as output) 2. Data transfer MVIA, ABYTE ; load a data byte OUT FEh ; send data out to DR

Steps in data input with handshake Peripheral device places a data byte in the input port of the interfacing device and informs it by sending handshake signal STB (strobe), The interfacing device informs the peripheral that its input port is full by sending handshake signal IBF (input buffer full), The MPU keeps checking the status until a byte is available or the interfacing device informs the MPU by sending an interrupt, that it has a byte to read,

Steps in data input with handshake (cont.) 4. The MPU reads the byte by sending control signal /RD. 5. After the data is read by MPU, The MPU deactivates the /RD line, The interface controller also deactivate the IBF line to inform the peripheral device that it can send more data

Diagram of data input with handshake

Timing diagram for data input with handshake

Steps in data output with handshake MPU writes a byte into output port of the interfacing device by sending control signal WR⌐. Interfacing device informs the peripheral device by sending handshake signal OBF (output buffer full), The peripheral device acknowledges the byte by sending back ACK (acknowledge) signal to interfacing device, The interfacing device interrupts the MPU to ask for the next byte or the MPU finds out that the byte has been acknowledged through the status check.

Diagram of data output with handshake

Timing diagram for data output with handshake

Popular interface controllers: Parallel IO controller - (parallel port) Serial synchronous / asynchronous IO controller - (serial port) Universal Serial Bus controllers Programmable timer Programmable interrupt controller

IO Controllers compatible with Intel MPU / MCU 8255 programmable peripheral interface (PPI) 8251 universal asynchronous / synchronous receiver transmitter (USART) 8254 programmable interval timer 8259 programmable interrupt controller 8279 keyboard / display controller

Information needed to use IO Controllers Pinout diagram – designation of the pins, Internal registers and their addresses, Working modes and format Application circuit diagram, These information can be obtained from user manual provided by the manufacturer.