ob-fpc: Flexible printed circuits for the alice tracker

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
EELE 461/561 – Digital System Design
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
SPACE PRODUCT ASSURANCE
Flex Circuit Design for CCD Application ECEN 5004 Jon Mah.
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
ASE Flip-Chip Build-up Substrate Design Rules
Flat-Panel Grid Antenna R Struzak. This antenna offers ~18 dBi gain, VSWR
1 Module and stave interconnect Rev. sept. 29/08.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
Designing a Circularly Polarized Antenna for EagleSat Dadija Bliudzius Embry-Riddle Aeronautical University NASA Space Grant.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1/20 Passive components and circuits - CCP Lecture 13.
Choosing the right preamplifier/discriminator comparing advantages and drawbacks : NL-277-L (Nanometrics), ASD-8 (Cern) and MAD4 (INFN Italy) Our favorite:
Microstrip Surface Microstrip Consists of a signal line, the top and sides exposed to air, on the surface of a board of dielectric constant E r and referenced.
Click to edit Master subtitle style 4/25/12 Thermal Management By using PLPCB technology with HEAVY Copper in PCB Pratish Patel CEO, Electronic Interconnect.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
1 Coordinate Detector: prototype design The Coordinate Detector (CDET): Three independent vertical planes with 15 cm plastic shield in front, all planes.
1/39 Passive components and circuits - CCP Lecture 11.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
26 April 2013 Immanuel Gfall (HEPHY Vienna) Belle II SVD Overview.
1 Module and stave interconnect Rev. sept. 29/08.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Columbia University IN THE CITY OF NEW YORK ROC3' / preproduction ROC Design Status E.J. Mannel StriPixel Review October 1, 2008.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
May 2001, Istanbul Workshop High Voltage Plates and Capacitor Status Jack Fowler.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
PLUG IN TO THE WIRELESS WORLD WISMO2D Shielding Parts Technology: metal sheet stamping and folding Frame : internal walls to isolate different RF areas.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Foundry Characteristics
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Low Mass Rui de Oliveira (CERN) July
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
IPC In-Circuit Test Fixtures In-circuit test fixtures are commonly called bed-of-nails fixtures. A bed-of- nails fixture is a device with.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
PCB Design Overview Lecture 11
Coordinate Detector: prototype design General idea about the Coordinate Detector (CDET) so far: Three independent vertical planes with 15 cm plastic shield.
Marc Anduze – CALICE Meeting – KOBE 10/05/07 Mechanical R&D for Technological EUDET ECAL Prototype.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Integration of the MVD Demonstrator S. Amar-Youcef, A. Büdenbender, M. Deveaux, D. Doering, J. Heuser, I. Fröhlich, J. Michel, C. Müntz, C. Schrader, S.
15th January 2014 WP4 Meeting Oxford1 EoS PCB Mike Dawson University of Oxford.
Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.
Andrei Nomerotski 1 Flex Status & AID A.Nomerotski, 18 June 2010.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Update on the activities in Milano
SVD Electronics Constraints
Rev:A ( check-->19 pages document)
Status and plans for the pigtails
Grid Pix Field Simulations and precision needed for a module
Designing a Circularly Polarized Antenna for EagleSat
ALICE-MFT-WP5-FPC- vidyo
Meeting on Services and Power Supplies
Vertex Detector Mechanical R&D Design Questions and Issues
HPS Motherboard Electronic Design
Some proposals on HV circuits realization for segmented straw detector
Design of Flexible Printed Circuit Prototype towards RD53 IC
HCAL Modules -First Ideas
The Quench Detection-Wire-Feedthrough Plug-In of W7-X
Development of gating foils using FPC production techniques
Flex Status A.Nomerotski, 4 May 2010.
Lattice (bounce) diagram
Another Modular Focal Plane: Part 2 – FP assembly
IPC Compliance Testing (DPA) Methodology
Presentation transcript:

ob-fpc: Flexible printed circuits for the alice tracker Main Requirements. The OB FPC must meet demanding requirements: Material: Low material budget Electrical: impedance of differential lines @ 100W, transmission control and readout signals up to 400Mb/s without significant deterioration, minimal voltage drop along power supply planes, Dimensional: tight total dimension and holes/vias tolerance Modules and stave assembly requires tight dimensional constraints on vias/holes position, length, etc

ob-fpc specifications FPC Dimensions: total 23 x 6 cm^2 Consists of: main part (TAB+FOPC) + small independent components

STACK-up specifications Substrate: Polyimide, 75 um Metal: Cu, 18 um FINAL (top & bottom) Coverlay: 20 um flex solder mask Plating (not shown) on selected areas. Aimed tolerance (impedance and mat. budget): 10% separately for each layer. Layer Thickness (um) Tolerance Dielectric substrate 75 +-10 % Copper (FINAL) 18 +- 10% Coverlay (flex Solder mask) 20

STACK-up specifications MATERIALS: Chosen: Pyralux AP8535R by Dupont (double-sided, copper-clad laminate, Cu thickness 18 um, polyimide core 75 um)  Brand: DUPONT Name: Pyralux AP8535R Dielectric constant: 3.4 @1 MHz (~3.4 @ ~500MHz) Dissipation factor: 0.002@1 MHz (~0.004 @~500MHz ) Dielectric strength [kV/mil] 6-7 In-plane CTE: 25 ppm/C (T<220 C) Operating temperature: 180 C max Pyralux was chosen for its thermal, mechanical and electrical characteristics. Alternative materials can be proposed if with similar characteristics

STACK-up specifications Starting thickness 18 um Cu (Pyralux) requires selective metallization Thickness 18 um everywhere except around vias Where metal thickness allowed up to 35um max. Anyhow it must not exceed coverlay height. Alternatively Starting with thinner Cu layers (or thinning 18 um Cu …) allows for uniform Cu deposition What tolerances can be achieved? Alternative solutions can be proposed by the firms given that the final product complies with all the electrical, geometrical and mechanical requirements.

Specifications for FPC Production Surface Finishing The finishing must be chosen in order to guarantee a surface of high quality for wire bonding Tinplating PB pads, lateral pads, bridges (see sec) should be tinplated for easier later soldering.

Dimensional tolerances FPC contains: main circuit (OB-FPC + TAB section) + other structures Dimensional tolerances are a crucial requirement for the assembly of the module and later for the assembly of modules on staves. This implies tight tolerances on positions of holes, vias, pads, length and width TAB OB-FPC Line of cut

Dimensional tolerances FPC edge TAB cut line Edge distance Referencepoint: Dowel pin hole center -Position of right FPC edge -Position of all holes/vias centers -Position of all pads to be all defined with respect to the actual center of the central dowel pin hole

Other specs Numbers under review! Tolerance for right FPC edge: +-25um. Tolerance for upper and lower edges: +-50um. Position and dimension of holes/vias (all shapes): +-50um Lateral Pads (37+37): +-50 um Other pads (PB, reference, sub/pw) : +- 50um Dowel pin diameter: +-20um Data lines impedance requirement: 100W +- 5% Implications on  requirements on lines width 100 mm and distance 200 mm ± 5 μm dielectric, Cu and cover layer thickness and characteristics Controlled impedance?

Other specs Flatness Essential for proper assembling. Need for FPC identifier (DB)

oblong holes (see fig.) : 1600 um (major axis) , 400 um (minor axis) Ground (vias) and power (holes): oblong holes (see fig.) : 1200 um (major axis) , 400 um (minor axis), with asymmetric crown (crown width equal to 150um on one side, 100um on the other side). Signal holes: oblong holes (see fig.) : 1600 um (major axis) , 400 um (minor axis)

Components mounting SMD components (88 of 0603 and/or 0402 type) connectors (2) to be mounted on each FPC

Preparation of Specifications for FPC Production Quality assurance Several of our requirements difficult/impossible to be verified by companies Asking for a minimal set of tests: Firms are required to provide circuits tested for Isolation of lines Continuity of lines Flatness of FPC General optical inspection (Plating quality,…) cleanliness Proper connection of surface m. components, if applicable All other requirements to be verified by us after delivery: Full tests on pre-production (a preproduction should be required before starting full pr.) Systematic tests on all produced FPCs Full tests on samples (batch validation)