Lecture 10 OUTLINE pn Junction Diodes (cont’d)

Slides:



Advertisements
Similar presentations
Chapter 6-1. PN-junction diode: I-V characteristics
Advertisements

Lecture 14 OUTLINE pn Junction Diodes (cont’d)
Lecture 5 OUTLINE PN Junction Diodes I/V Capacitance Reverse Breakdown
PN Junction Diodes.
EE105 Fall 2007Lecture 3, Slide 1Prof. Liu, UC Berkeley Lecture 3 ANNOUNCEMENTS HW2 is posted, due Tu 9/11 TAs will hold their office hours in 197 Cory.
OUTLINE pn junction I-V characteristics Reading: Chapter 6.1
Lecture #18 OUTLINE pn junctions (cont’d)
Spring 2007EE130 Lecture 17, Slide 1 Lecture #17 OUTLINE pn junctions (cont’d) – Reverse bias current – Reverse-bias breakdown Reading: Chapter 6.2.
Lecture 13 OUTLINE pn Junction Diodes (cont’d) Charge control model
Lecture 9 OUTLINE pn Junction Diodes – Electrostatics (step junction) Reading: Pierret 5; Hu
EE130/230A Discussion 14 Peng Zheng.
Empirical Observations of VBR
President UniversityErwin SitompulSDP 8/1 Dr.-Ing. Erwin Sitompul President University Lecture 8 Semiconductor Device Physics
EE130/230A Discussion 6 Peng Zheng.
 P-N Junction Diodes  Current Flowing through a Diode I-V Characteristics Quantitative Analysis (Math, math and more math)
President UniversityErwin SitompulSDP 6/1 Dr.-Ing. Erwin Sitompul President University Lecture 6 Semiconductor Device Physics
pn Junction Diodes: I-V Characteristics
Lecture 11 OUTLINE pn Junction Diodes (cont’d) – Narrow-base diode – Junction breakdown Reading: Pierret 6.3.2, 6.2.2; Hu 4.5.
Lecture 14 OUTLINE pn Junction Diodes (cont’d)
Lecture 12 OUTLINE pn Junction Diodes (cont’d) Junction breakdown
PN-junction diode: I-V characteristics
ECE 333 Linear Electronics
Chapter 6. pn Junction Diode
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Lecture 25 OUTLINE The Bipolar Junction Transistor Introduction
Chapter 10 BJT Fundamentals. Chapter 10 BJT Fundamentals.
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 13 OUTLINE pn Junction Diodes (cont’d) Charge control model
Lecture 27 OUTLINE The BJT (cont’d) Breakdown mechanisms
Electron-hole pair generation due to light
Chapter 5. pn Junction Electrostatics
Announcements HW1 is posted, due Tuesday 9/4
Lecture 5 OUTLINE Semiconductor Fundamentals (cont’d)
Quasi-Fermi Levels The equilibrium EF is split into the quasi-Fermi
Lecture 27 OUTLINE The BJT (cont’d) Breakdown mechanisms
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Lecture #17 OUTLINE pn junctions (cont’d) Reverse bias current
Semiconductor Device Physics
Lecture 26 OUTLINE The BJT (cont’d) Ideal transistor analysis
EE130/230A Discussion 5 Peng Zheng.
pn Junction Diodes: I-V Characteristics
Lecture 13 OUTLINE pn Junction Diodes (cont’d) Charge control model
Lecture #18 OUTLINE pn junctions (cont’d)
Deviations from the Ideal I-V Behavior
Lecture 11 OUTLINE pn Junction Diodes (cont’d) Narrow-base diode
pn Junction Electrostatics
Lecture 25 OUTLINE The Bipolar Junction Transistor Introduction
PN Junction Electrostatics
Lecture 25 OUTLINE The BJT (cont’d) Ideal transistor analysis
pn Junction Electrostatics
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 25 OUTLINE The BJT (cont’d) Ideal transistor analysis
Lecture 3 OUTLINE Semiconductor Basics (cont’d) PN Junction Diodes
Lecture 11 OUTLINE pn Junction Diodes (cont’d) Narrow-base diode
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 9 OUTLINE pn Junction Diodes Electrostatics (step junction)
Lecture 26 OUTLINE The BJT (cont’d) Ideal transistor analysis
Lecture 12 OUTLINE pn Junction Diodes (cont’d)
Lecture 6 OUTLINE Semiconductor Fundamentals (cont’d)
Lecture 6 OUTLINE Semiconductor Fundamentals (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 11 OUTLINE pn Junction Diodes (cont’d) Narrow-base diode
Lecture 13 OUTLINE pn Junction Diodes (cont’d) Charge control model
Lecture 10 OUTLINE pn Junction Diodes (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 12 OUTLINE pn Junction Diodes (cont’d)
Lecture 12 OUTLINE pn Junction Diodes (cont’d) Junction breakdown
Lecture 9 OUTLINE pn Junction Diodes Electrostatics (step junction)
Lecture 9 OUTLINE pn Junction Diodes Electrostatics (step junction)
Lecture 6 OUTLINE Semiconductor Fundamentals (cont’d)
Presentation transcript:

Lecture 10 OUTLINE pn Junction Diodes (cont’d) Derivation of the Ideal Diode Equation (for a step junction) Reading: Pierret 6.1; Hu 4.3, 4.6, 4.8-4.9

Current Flow (Qualitative View) Equilibrium (VA = 0) Forward Bias (VA > 0) Reverse Bias (VA < 0) EE130/230A Fall 2013 Lecture 10, Slide 2 R. F. Pierret, Semiconductor Device Fundamentals, pp. 236-237

Carrier Action under Forward Bias When a forward bias (VA>0) is applied, the potential barrier to diffusion across the junction is reduced Minority carriers are “injected” into the quasi-neutral regions => Dnp > 0, Dpn > 0 Minority carriers diffuse in the quasi-neutral regions, recombining with majority carriers EE130/230A Fall 2013 Lecture 10, Slide 3

Ideal Diode Analysis: Assumptions Non-degenerately doped step junction Steady-state conditions Low-level injection conditions in quasi-neutral regions Recombination-generation negligible in depletion region i.e. Jn & Jp are constant inside the depletion region EE130/230A Fall 2013 Lecture 10, Slide 4

Components of Current Flow Current density J = Jn(x) + Jp(x) J is constant throughout the diode, but Jn(x) and Jp(x) vary with position: JP J Example: p+n junction under forward bias: JN x -xp xn EE130/230A Fall 2013 Lecture 10, Slide 5

“Game Plan” for Obtaining Diode I-V Solve minority-carrier diffusion equations in quasi-neutral regions to obtain excess carrier distributions Dnp(x,VA),Dpn(x,VA) boundary conditions: p side: Dnp(-xp), Dnp(-) n side: Dpn(xn), Dpn() Find minority-carrier current densities in quasi-neutral regions Evaluate Jn at x=-xp & Jp at x=xn to obtain total current density J: EE130/230A Fall 2013 Lecture 10, Slide 6

Carrier Concentrations at –xp, xn Consider the equilibrium (VA = 0) carrier concentrations: p side n side If low-level injection conditions hold in the quasi-neutral regions when VA  0, then EE130/230A Fall 2013 Lecture 10, Slide 7

“Law of the Junction” The voltage applied to a pn junction falls mostly across the depletion region (assuming low-level injection in the quasi-neutral regions). We can draw 2 quasi-Fermi levels in the depletion region: EE130/230A Fall 2013 Lecture 10, Slide 8

Excess Carrier Concentrations at –xp, xn p side n side EE130/230A Fall 2013 Lecture 10, Slide 9

Carrier Concentration Profiles under Forward Bias R. F. Pierret, Semiconductor Device Fundamentals, Fig. 6.8a EE130/230A Fall 2013 Lecture 10, Slide 10

Example Consider a pn junction with NA=1018 cm-3 and ND=1016 cm-3, under a forward bias of 0.6 V. What are the minority carrier concentrations at the edges of the depletion region? (b) What are the excess minority carrier concentrations at the edges of the depletion region? EE130/230A Fall 2013 Lecture 10, Slide 11

Excess Carrier Distribution (n side) From the minority carrier diffusion equation: We have the following boundary conditions: For simplicity, use a new coordinate system: Then, the solution is of the form: NEW: x’’ 0 0 x’ EE130/230A Fall 2013 Lecture 10, Slide 12

From the x =  boundary condition: From the x = xn boundary condition: Therefore Similarly, we can derive EE130/230A Fall 2013 Lecture 10, Slide 13

Total Current Density p side: n side: EE130/230A Fall 2013 Lecture 10, Slide 14

Ideal Diode Equation EE130/230A Fall 2013 Lecture 10, Slide 15 C. C. Hu, Modern Semiconductor Devices for Integrated Circuits, Figure 4-22 EE130/230A Fall 2013 Lecture 10, Slide 15

Diode Saturation Current I0 I0 can vary by orders of magnitude, depending on the semiconductor material and dopant concentrations: In an asymmetrically doped (one-sided) pn junction, the term associated with the more heavily doped side is negligible: If the p side is much more heavily doped, If the n side is much more heavily doped, EE130/230A Fall 2013 Lecture 10, Slide 16

Carrier Concentration Profiles under Reverse Bias R. F. Pierret, Semiconductor Device Fundamentals, Fig. 6.8b Depletion of minority carriers at edges of depletion region The only current which flows is due to drift of minority carriers across the junction. This current is fed by diffusion of minority carriers toward junction (supplied by thermal generation). EE130/230A Fall 2013 Lecture 10, Slide 17

Alternative Derivation of Formula for I0 “Depletion approximation”: I0 is the rate at which carriers are thermally generated within one diffusion length of the depletion region: R. F. Pierret, Semiconductor Device Fundamentals, Fig. E6.4 EE130/230A Fall 2013 Lecture 10, Slide 18

Summary Under forward bias (VA > 0), the potential barrier to carrier diffusion is reduced  minority carriers are “injected” into the quasi-neutral regions. The minority-carrier concentrations at the edges of the depletion region change with the applied bias VA, by the factor The excess carrier concentrations in the quasi-neutral regions decay to zero away from the depletion region, due to recombination. pn junction diode current I0 can be viewed as the drift current due to minority carriers generated within a diffusion length of the depletion region EE130/230A Fall 2013 Lecture 10, Slide 19