Trigger, DAQ and Online Closeout

Slides:



Advertisements
Similar presentations
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Advertisements

Trigger and online software Simon George & Reiner Hauser T/DAQ Phase 1 IDR.
February 19th 2009AlbaNova Instrumentation Seminar1 Christian Bohm Instrumentation Physics, SU Upgrading the ATLAS detector Overview Motivation The current.
Architecture and Dataflow Overview LHCb Data-Flow Review September 2001 Beat Jost Cern / EP.
22nd February 1999Ian Lazarus NPG, CLRC1 TDR for data processing 22nd February 1999 Ian Lazarus Nuclear Physics Group CLRC, Daresbury Lab.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
Start and Vertex Detector W. Boeglin, A.Klein Current Design: 3300 scintillating fibers 1mm diameter 3 double layers (1 axial, 2 stereo) cylindrical geometry.
New Trigger Strategies Discussion Perimeter Institute HL-LHC Workshop June 8, 2015 Eva Halkiadakis, Matt Strassler, Gordon Watts.
+ GE2/1 Case Considerations Alexei Safonov. + CMS Muon Upgrades CMS Technical Proposal in its part related to muon systems lists following: MEX/1 electronics.
LHCbComputing Computing for the LHCb Upgrade. 2 LHCb Upgrade: goal and timescale m LHCb upgrade will be operational after LS2 (~2020) m Increase significantly.
CODA Graham Heyes Computer Center Director Data Acquisition Support group leader.
1 May 10, 2007 Detector group organization For the CDR writing we had identified subsystem editors/conveners  This structure has concluded its function.
October 21, 2010 David Lawrence JLab Oct. 21, 20101RootSpy -- CHEP10, Taipei -- David Lawrence, JLab Parallel Session 53: Software Engineering, Data Stores,
SuperB DAQ U. Marconi Padova 23/01/09. Bunch crossing: 450 MHz L1 Output rate: 150 kHz L1 Triggering Detectors: EC, DC The Level 1 trigger has the task.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
SuperB FCTS/DAQ Protocol Steffen Luitz and Gregory Dubois-Felsmann SuperB Computing Workshop, Frascati 12/17/08.
M. Tiemens, M. Kavatsyuk KVI, University of Groningen EMC Front-End Electronics for the Preassembly.
ETD/Online Summary D. Breton, U. Marconi, S. Luitz Frascati Workshop 04/2011.
Status of ETD D. Breton, U.Marconi, S.Luitz WS summary plenary session October 1 st 2010 D. Breton - SuperB Frascati Workshop – September 2010.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
SuperB computing planning Gregory Dubois-Felsmann Fabrizio Bianchi David Brown Peter Elmer Mauro Morandin Roberto Stroili.
Rainer Stamen, Norman Gee
Trigger, DAQ, & Online Planning and R&D needs
SVT – SuperB Workshop – Annecy March 2010
ETD meeting Architecture and costing On behalf of PID group
PID meeting SNATS to SCATS New front end design
ETD meeting First estimation of the number of links
Electronics Trigger and DAQ CERN meeting summary.
ETD summary D. Breton, S.Luitz, U.Marconi
ETD/Online Report D. Breton, U. Marconi, S. Luitz
CERN meeting report, and more … D. Breton
Status of ETD/Online D. Breton, U.Marconi, S.Luitz
Modelisation of SuperB Front-End Electronics
Summary of the parallel session. Design and organisation
SuperB FCTS/DAQ Protocol Proposal Tradeoffs
G.Lamanna (CERN) NA62 Collaboration Meeting TDAQ-WG
From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :
ETD/Online Report D. Breton, U. Marconi, S. Luitz
Electronics, Trigger and DAQ for SuperB
WLCG: TDR for HL-LHC Ian Bird LHCC Referees’ meting CERN, 9th May 2017.
Discussion after electronics parallel session
Workshop Goals for the Detector Groups
Trigger, DAQ, & Online: Perspectives on Electronics
ALICE, ATLAS, CMS & LHCb joint workshop on DAQ
DAQ Systems and Technologies for Flavor Physics
DCH Electronics Upgrade: Overview and Status
Modelisation of control of SuperB Common Front-End Electronics
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
HADES goes SIS-100* SIS-18 DAQ upgrade possibilities
Dominique Breton, Jihane Maalmi
SVT detector electronics
ETD/Online Summary D. Breton, U. Marconi, S. Luitz
Francesco Forti SuperB Workshop LNF, March, 2006
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
DC trigger Present DC design Lab tests and implementation.
SuperB FCTS/DAQ Protocol Proposal
PID meeting Mechanical implementation Electronics architecture
August 19th 2013 Alexandre Camsonne
ETD parallel session March 18th 2010
TOF read-out for high resolution timing
SVT detector electronics
SVT – SuperB Workshop – Frascati Sept. 2010
Electronics, trigger and DAQ for SuperB.
Electronics for the PID
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
Moving towards Elba and the TDR …
Readout electronics system for Laser TPC prototype
U. Marconi, D. Breton, S. Luitz
Orsay Talks Christophe : General questions and future developments.
LNF PID session 1 December 1st 2009
Presentation transcript:

Trigger, DAQ and Online Closeout S. Luitz, G.P. Dubois-Felsmann

What’s New? We shared the parallel session with electronics Useful conversation about system architecture Clarified some requirements DIRC timing, possible need for 10ps resolution SVT backgrounds and data volume potentially higher than we have been assuming readout may (at least internally) be data driven Possibility of computation of SVT track information in “hardware” Significant concerns about front-end FEX in high-radiation environment

FCTS Design Issues A 100kHz virtually dead-time free readout system is very different from BaBar Not an incremental update! Likely requires new paradigms at the frontend level Per-event dead-time can’t exceed ~100ns for comparable total dead-time to BaBar today May well design a system without fixed per-event dead-time

Trigger Issues Not much work has been done on real trigger studies for and since the CDR Hand-waving trigger rate extrapolations from BaBar What can really be done at Level 1? Interrelation between detector and electronics design and trigger (esp. Level 1) Timing, jitter, latency, trigger data path, … Virtually dead-time free system Need to form a trigger group!

Issues to settle soon FCTS architecture and front-end protocol have profound consequences for subsystem electronics Must be settled during TDR period in order to avoid expensive redesigns or major compromises Significantly larger data volumes might require an entirely different design Would require robust R&D effort very soon LHC-style development process not feasible with current SuperB resources

How to proceed? Need a more formal process to determine channel requirements and data volumes Goal: Summary in a common format by Elba Will send out a questionnaire soon Need to firm up the architecture Start out with a draft frontendDAQ protocol proposal May seem provocative Goal: Have subsystem groups respond by Elba