Hardware Implementation of CTIS Reconstruction Algorithms

Slides:



Advertisements
Similar presentations
The 3D FDTD Buried Object Detection Forward Model used in this project was developed by Panos Kosmas and Dr. Carey Rappaport of Northeastern University.
Advertisements

Motivation Spectroscopy is most important analysis tool in all natural sciences Astrophysics, chemical/material sciences, biomedicine, geophysics,… Industry.
Implementing the Probability Matrix Technique for Positron Emission Tomography By: Chris Markson Student Adviser: Dr. Kaufman.
Section A A Step-By-Step Description of the System Generator Flow For a Colour Space Convertor In this section, a colour image stored as.
Computes the partial dot products for only the diagonal and upper triangle of the input matrix. The vector computed by this architecture is added to the.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
6/11/2015 Adaptive Hardware Design for Digital Signal Processing Advisor: Dr. Thomas L. Stewart By: Prabjot Kaur Alex Tan.
Image Processing IP cores
COMP322/S2000/L23/L24/L251 Camera Calibration The most general case is that we have no knowledge of the camera parameters, i.e., its orientation, position,
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
Bandpass filter on FPGA Student Vitaly Zakharenko Supervisor Mony Orbach Semester Spring 2007 Duration single semester.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
FPGA for Underwater Communication Pradyumna (Prad) Kadambi Mentor: Cody Youngbull April 13, 2015.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.
Sub-Nyquist Reconstruction Final Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute of Technology.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
A flexible FGPA based Data Acquisition Module for a High Resolution PET Camera Abdelkader Bousselham, Attila Hidvégi, Clyde Robson, Peter Ojala and Christian.
ECE532 Final Project Demo Disparity Map Generation on a FPGA Using Stereoscopic Cameras ECE532 Final Project Demo Team 3 – Alim, Muhammad, Yu Ting.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Parallelization of System Matrix generation code Mahmoud Abdallah Antall Fernandes.
J. Christiansen, CERN - EP/MIC
Scott Robinson Aaron Sikorski Peter Phelps.  Introduction  FIR Filter Design  Optimization  Application  Edge Detection  Sobel Filter  Communications.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
WRM FUTURE DEVELOPMENT DANIELE FELICI (ER1), ALI ABDALLAH (ESR1) WP2 EDUSAFE MEETING CERN, JUNE 2015.
PCB Soldering Inspection. Structured Highlight approach Structured Highlight method is applied to illuminating and imaging specular surfaces which yields.
STMIK Jakarta STI&K, Jakarta - September Designing Image Processing Component using FPGA Device By : Sunny Arief Sudiro.
High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Wang Chen, Dr. Miriam Leeser, Dr. Carey Rappaport Goal Speedup 3D Finite-Difference Time-Domain.
Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak
UAV IMAGING G6: Shen, Yubing, Yushi. PANDABOARD Dual-Core 1.2 GHz ARM Cortex-A9 CPU 1 GB DDR2 SDRAM 5V Power Supply.
Dr. Jacob Barhen Computer Science and Mathematics Division.
Embedded Circle Fitting John Daly Supervisor: Martin Glavin.
Interleaved Pixel Lookup for Embedded Computer Vision
Observing Transfer Functions For Multimode Spectrometers.
Industrial Affiliates March 2 nd, Ranging-Imaging Spectrometer Brian A. Kinder Advisor: Dr. Eustace Dereniak Optical Detection Lab Optical Sciences.
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
Lab 4 HW/SW Compression and Decompression of Captured Image
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
Programmable Logic Devices
Hardware accelerator for Efficient error-correcting codes
Hardware Accelerator Test Bench for Error-Correcting Algorithms
LFD Correlator MWA-LFD Kick-off Meeting San Diego 5-June-2006
Instructor: Dr. Phillip Jones
This chapter in the book includes: Objectives Study Guide
A WRM-based Application
3D Stereoscopic Image Analysis Ahmed Kamel, Aashish Agarwal
INTRODUCTION TO COMPLEX PROGRAMMABLE LOGIC
Lecture 41: Introduction to Reconfigurable Computing
Course Agenda DSP Design Flow.
A Step-By-Step Description of the System Generator Flow
A Step-By-Step Description of the System Generator Flow
Islamic University - Gaza
network of simple neuron-like computing elements
Implementation of neural gas on Cell Broadband Engine
Advanced Digital Systems Design Methodology
Pepper-pot Effective Transversal Emittance Meter for Ion Beams
Research Institute for Future Media Computing
Hardware Implementation of Simplex Algorithm for Flash ADC Optimization Yuta Toriyama April 09, 2010.
A Matrix Multiplication Implementation for Pre-Conditioning Back Propagated Errors on a Multi-Conjugate Adaptive Optics System Rigo Dicochea University.
Scalable light field coding using weighted binary images
Using FPGA to Provide Faster Digitally Enhanced Images in Order to Demonstrate a More Efficient Way to Process Images When Compared to Using Software.
Computer System.
Presentation transcript:

Hardware Implementation of CTIS Reconstruction Algorithms Jonathan Nation University of Arizona Optical Detection Labs Staff Mentor: Dr. Eustace Dereniak Grad Student : Riley Aumiller Arizona Space Grant Symposium April 19, 2008

What Is A CTIS System? CTIS = Computed Topography Imaging Spectrometer CGH holographic disperser used to create diffraction pattern 3x3, 5x5, or 7x7 dependent on system Re-imaging lens CCD camera Objective Field stop Collimator CGH disperser Images can be reconstructed into data-cubes Contains a snapshot of Spatial and Spectral data Image from Detlab

Reconstruction Algorithms Basically: g and H are known, f is unknown Algorithms are used to approximate H inverse, because the real inverse cannot be found EM : Expectation Maximization g = image vector of m pixels f = image reconstruction / data cube of n voxels H = m x n reconstruction matrix created during calibration

Problems My Work: Reconstruction time: several seconds to minutes Goal is real-time ( 30 fps)‏ System could be used for threat detection / assessment H ~ 4 million x 2.15 million elements H matrix LARGE – must be stored sparsely High input / output bandwidth & memory requirements My Work: Researching different hardware systems to implement EM algorithm FPGA = Field Programmable Gate Array Matlab's Simulink Xilinx System Generator

Picture courtesy of Digilent Inc. & Xilinx Test System Xilinx XUP V2P system chosen Uses Xilinx Virtex 2 Pro FPGA 30,000 logic cells 136 dedicated multipliers USB Input / Output Discounted academic price Picture courtesy of Digilent Inc. & Xilinx

Design Progress Single iteration of EM algorithm completed Uses very small datasets / H-matrix

Future Work Expand Data sets until they are realistic sizes Requires on-board DDR SDRAM memory access Once full size, measure speed of algorithm Implement iterations of algorithm Research other Input / Output methods other than USB Implement alternative reconstruction algorithms in hardware

Thank You!