Direct memory access Direct memory access (DMA) is a process in which an external device takes over the control of system bus from the CPU. DMA is for.

Slides:



Advertisements
Similar presentations
Homework Reading Machine Projects Labs
Advertisements

Computer Architecture
Judul Mata Kuliah Judul Pokok Bahasan 1/total Direct Memory Access (DMA) & Interfacing.
8086.  The 8086 is Intel’s first 16-bit microprocessor  The 8086 can run at different clock speeds  Standard 8086 – 5 MHz  –10 MHz 
Direct Memory Access Introduction to 8237
I/O Unit.
CS-334: Computer Architecture
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 13 Direct Memory Access (DMA)
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
External Devices I/O Modules Programmed I/O Interrupt Driven I/O Direct Memory Access I/O Channels and Processors.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
MICROPROCESSOR INPUT/OUTPUT
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
Direct Memory Access (DMA) Microprocessors I -1. Topics to be discussed  Basic DMA Concept Basic DMA Concept  DMA pins and timing DMA pins and timing.
Input-Output Organization
Unit - 2 DMA 8237A-5.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Direct Memory Access Sequence of events:  A device (peripheral, CPU) requests a controller to transfer information;  The controller request control over.
Interfaces. Peripheral devices connect to the CPU, via slots on the back of the computer.
Lecture Overview Shift Register Buffering Direct Memory Access.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Chapter 7 Input/Output and Storage Systems. 2 Chapter 7 Objectives Understand how I/O systems work, including I/O methods and architectures. Become familiar.
DEPARTMENT OF ELECTRONICS ENGINEERING
Chapter 2 content Basic organization of computer What is motherboard
Input / Output Chapter 9.
EEE /INSTR/CS F241 ES C263 Microprocessor Programming and Interfacing
Everybody.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
The 8085 Microprocessor Architecture
16.317: Microprocessor System Design I
UNIT – Microcontroller.
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
Chapter 7.2 Computer Architecture
Direct Memory address and 8237 dma controller LECTURE 6
I/O Memory Interface Topics:
PIN description of 8086 in Minimum Mode
Memory Systems 7/21/2018.
Introduction of microprocessor
Dr. Michael Nasief Lecture 2
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
CS703 - Advanced Operating Systems
Microcomputer Architecture
Overview Peripheral Devices Input-Output Interface
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Interfaces.
Computer Architecture
8237 DMA CONTROLLER.
MICROPROCESSOR MEMORY ORGANIZATION
8085 Microprocessor Architecture
8237 DMA CONTROLLER.
Memory Basics Chapter 8.
Cache Memory.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Components of a CPU AS Computing - F451.
Created by Vivi Sahfitri
The 8085 Microprocessor Architecture
Memory Basics Chapter 7.
UNIT-III Pin Diagram Of 8086
8085 Microprocessor Architecture
Lecture 23.
Chapter 5 Input/Output Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved
Presentation transcript:

Direct memory access Direct memory access (DMA) is a process in which an external device takes over the control of system bus from the CPU. DMA is for high-speed data transfer from/to mass storage peripherals, e.g. harddisk drive, magnetic tape, CD-ROM, and sometimes video controllers. For example, a hard disk may boasts a transfer rate of 5 M bytes per second, i.e. 1 byte transmission every 200 ns. To make such data transfer via the CPU is both undesirable and unnecessary. The basic idea of DMA is to transfer blocks of data directly between memory and peripherals. The data don’t go through the microprocessor but the data bus is occupied. “Normal” transfer of one data byte takes up to 29 clock cycles. The DMA transfer requires only 5 clock cycles. Nowadays, DMA can transfer data as fast as 60 M byte per second. The transfer rate is limited by the speed of memory and peripheral devices.

Basic process of DMA For 8088 in maximum mode: The RQ/GT1 and RQ/GT0 pins are used to issue DMA request and receive acknowledge signals. Sequence of events of a typical DMA process 1) Peripheral asserts one of the request pins, e.g. RQ/GT1 or RQ/GT0 (RQ/GT0 has higher priority) 2) 8088 completes its current bus cycle and enters into a HOLD state 3) 8088 grants the right of bus control by asserting a grant signal via the same pin as the request signal. 4) DMA operation starts 5) Upon completion of the DMA operation, the peripheral asserts the request/grant pin again to relinquish bus control. For 8088 in minimum mode: The HOLD and HLDA pins are used instead to receive and acknowledge the hold request respectively. Normally the CPU has full control of the system bus. In a DMA operation, the peripheral takes over bus control temporarily.

DMA controller A DMA controller interfaces with several peripherals that may request DMA. The controller decides the priority of simultaneous DMA requests communicates with the peripheral and the CPU, and provides memory addresses for data transfer. DMA controller commonly used with 8088 is the 8237 programmable device. The 8237 is in fact a special-purpose microprocessor. Normally it appears as part of the system controller chip-sets. The 8237 is a 4-channel device. Each channel is dedicated to a specific peripheral device and capable of addressing 64 K bytes section of memory.