전자파 연구실 1 5. Ground planes and layer stacking. 전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic.

Slides:



Advertisements
Similar presentations
Richard J. Mohr President, R. J. Mohr Associates, Inc.
Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
By Jonathan Coup.  Crosstalk is the transfer of energy between adjacent conductors due to either capacitive or inductive coupling.  In order for crosstalk.
   >>> 
MICHAEL CHIANG EECS /05/2013 Presenting: Capacitors.
Here’s a partial schematic we’ll use to illustrate the advantage of a ground plane. The idea is that an output pin on the microprocessor is driving an.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
ECE201 Lect-171 Capacitors (6.1); Inductors (6.2); LC Combinations (6.3) Dr. Holbert April 5, 2006.
Microcomputer Buses Outline –What is a Bus? –Interfaces –Open Collector Buses –Tristate Buses –Bus Contention –Transmission Lines Goal –Understand bus.
MB4 New compared with MB3: Digital drivers / transformer drivers options 14 OPAMPS instead of 4 Thinner coaxial cables Shorter umbilical Heater coil integrated.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
Clock Noise in Sampled Data Systems Sampled Data System.
PCB Design & Layout Tips
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Ground and Power Planes
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
A look at “Common” mistakes
IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.
Module 5: Advanced Transmission Lines Topic 3: Crosstalk
A look at “Common” mistakes David Green Oklahoma State University
PCB Layout Introduction
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
PCB Layout Introduction
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
ECE201 Lect-281 Capacitors (5.1); Inductors (5.2); Dr. S. M. Goodnick November 7, 2003.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 19, 2010 Crosstalk.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
EMC Design of PCBs. Contents Introduction Component selection and mounting PCB trace impedance PCB layer stackup Crosstalk control Power distribution.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
PCB DESIGN Dr. P. C. Pandey EE Dept, IIT Bombay Rev. Jan’16.
Exam 1 information Open book, open notes, bring a calculator Eligible topics (1 of 2) (not an exhaustive list) Everything covered up to and including transmission.
Inductance Screening and Inductance Matrix Sparsification 1.
Physical Properties of Logic Devices Technician Series Created Mar
Grounding ADCs & DACs Data Converters (ADCs and DACs) are accurate and sensitive analog devices whose analog ports are vulnerable to unwanted noise (most.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.
Chapter 2. High-speed properties of logic gates.
Basics of Bypass Capacitor, Its Functions and Applications.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Adapter Board Design Changes
High-Speed Serial Link Layout Recommendations –
6. Terminations.
PCB Design & Layout Tips
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
SIDDAGANGA INSTITUTE OF TECHNOLOGY
Day 33: November 19, 2014 Crosstalk
Digital Circuits ECGR2181 Chapter 3 Notes Data A-data B-data A B here
Open book, open notes, bring a calculator
Open book, open notes, bring a calculator
High-Speed Serial Link Layout Recommendations –
Day 31: November 23, 2011 Crosstalk
Inductance Screening and Inductance Matrix Sparsification
Microstrips as Transmission Lines
Ground and Power Planes
Presentation transcript:

전자파 연구실 1 5. Ground planes and layer stacking

전자파 연구실 2 Provide stable reference voltages for exchanging digital signals Distribute power to all logic devices Control crosstalk between signals Ground and power planes perform three critical functions 5.1 High speed current follows the path of least inductance

전자파 연구실 3 Return current density underneath a signal trace

전자파 연구실 Crosstalk in solid ground planes Crosstalk between two conductors depends on L m and C m. In digital problems, inductive crosstalk is as big or larger than capacitive crosstalk.

전자파 연구실 Crosstalk in slotted ground planes

전자파 연구실 6 Ground slots also happen on dense backplanes. Always make sure the ground clear-outs around each pin have ground continuity between all pins.

전자파 연구실 7 For a long line the ΔI ≈ ΔV/Z 0. For a short line driving a heavy capacitive load C

전자파 연구실 8 Crosstalk in slotted ground planes Fengchao Xiao, Yohei Nakada, Kimitoshi Murano, and Yoshio Kami,“Crosstalk Analysis Model for Traces Crossing Split Ground Plane and Its Reduction by Stitching Capacitor,” Electronics and Communications in Japan, Part 2, Vol. 90, No. 8, 2007

전자파 연구실 9 Crosstalk reduction using stitching capacitors

전자파 연구실 10 Fig. 9. The near-end (a), S 21, and far-end (b), S 41, crosstalk characteristics between the two traces while the stitching capacitor is between the two traces.

전자파 연구실 Crosstalk in cross-hatched ground planes Power and ground grid saves board area, but at the expense of increased mutual inductance. Does not require separate power and ground plane layers. (Two layer board) Appropriate for small low-speed CMOS and ordinary TTL design. Inadequate for high-speed logic.

전자파 연구실 12 Cross-hatched ground planes Adequate for high impedance transmission lines. Crosstalk between two lines over a cross- hatched ground planes.

전자파 연구실 Crosstalk with power and ground fingers Don’t use this. Massive amount of self and mutual inductance is introduced.

전자파 연구실 Guard traces Guard traces appear extensively in analog design. At audio frequencies, on a two layer board having no solid ground plane, a pair of grounded traces running parallel to a sensitive input circuit can reduce crosstalk by an order of magnitude. In digital circuit, a solid ground plane provides most of the benefits of grounded guard traces.

전자파 연구실 How to stack printed circuit board layers Power and ground planning Specify signal rise time, number of the signals, physical dimensions of the board Make a guess as to the track width. Estimate self and mutual inductance using solid, hatched, and power-ground fingers. If you use a solid ground plane, plan on using ground and power planes in pairs to prevent warping in the circuit board.

전자파 연구실 Chassis layer

전자파 연구실 Selecting trace dimensions High density signal line decrease PCB cost. High density traces increase crosstalk, increase power handling capacity. Minimum trace width is limited by production processes Routing density vs. number of routing layers

전자파 연구실 Classic layer stacks

전자파 연구실 19