An·ec·dote /ˈanikˌdōt/ Noun A short and amusing or interesting story about a real incident or person LBL - May 31,2013Support for uT at CERN - A. Marchioro1.

Slides:



Advertisements
Similar presentations
1 Eurostat Unit B1 – IT Systems for Statistical Production IT outsourcing in Eurostat – our experience Georges Pongas, Adam Wroński Meeting on the Management.
Advertisements

Electronic Systems Support LV PS Procurement - Status February 28, 2005.
Token Bit Manager for the CMS Pixel Readout
ASIC at SMU A brief history, and lessons to be learned. Two recent designs, the technical aspect: 1.A LC based Phase Locked Loop (PLL) 2.A 16:1 serializer.
Date: 03/05/2007 Vendor Management and Metrics. 2 A.T. Kearney X/mm.yyyy/00000 AT Kearney’s IT/Telecom Vendor Facts IT/Telecom service, software and equipment.
November 3, 2002CVEN349 - Maxwell1 Procurement and Materials Management Module 6.2 November 3, 2002.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
Pay As You Go – Associating Costs with Jini Leases By: Peer Hasselmeyer and Markus Schumacher Presented By: Nathan Balon.
Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,
Status of 65nm foundry access for Aida June 2013 A. Marchioro CERN/PH-ESE.
Openings, Closings, and Mergers Tutorial I 2013 Schools and Libraries Fall Applicant Trainings 1 Openings, Closings, and Mergers Tutorial Fall 2013 Applicant.
STAR Microvertex Upgrade Meeting, Strasbourg, April Status of sensors from the engineering run AMS-035 OPTO Wojciech.
Transaction Processing Systems and System Development Life Cycle
From Research Prototype to Production
Access, support and digital libraries for 65nm Sandro Bonacini CERN, PH-ESE dept. CH1211, Geneve 23 Switzerland.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
EUDET Report - MICELEC Activities Design Tools Status.
André Augustinus 10 September 2001 Common Applications to Prototype A two way learning process.
To start a new business, buy an existing business, or buy a Franchise
Work Package 2: ASIC building blocks for SLHC ACEOLE Twelve Month Meeting 1 st October 2009 CERN – Geneva, Switzerland Paulo Moreira.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.
Portfolio Game Each student in the class will enroll and participate in a portfolio simulation game. The rules and requirements for this exercise are listed.
J. Christiansen, CERN - EP/MIC
Process Monitor/TID Characterization Valencia M. Joyner.
© 2015 Universal Service Administrative Company. All rights reserved. Direct BEAR Payment Process E-rate Program Applicant Training Washington DC Tampa.
Circuit design with a commercial 0.13  m CMOS technology for high energy physics applications K. Hänsler, S. Bonacini, P. Moreira CERN, EP/MIC.
A.Marchioro - CERN/PH1 Accessing 130 nm CMOS Tech for ILC (Public Version) Oct 2006, Munich A. Marchioro CERN, Div. PH 1211 Geneva 23, Switzerland.
Advanced Semiconductor Technologies for SLHC A. Marchioro / PH-ESE.
Jorgen Christiansen, CERN PH-ESE 1.  Spokes persons and Institute chair elected ◦ SP’s: ATLAS: Maurice Garcia-Sciveres, LBNL CMS: Jorgen Christiansen,
ASIC technology support and foundry services at CERN
M. Letheren, LECC 1 June 2001; Status of RD49 and COTS; objectives of one day review1 Status of RD49 and COTS and objectives of a one-day review RD49 -
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
Design tools and foundry access service plans for 65 nm technologies
RD53 IP WG 1 Jorgen Christiansen / PH-ESE. IP WG agenda General Issues IP block matrix (no recent changes) General schedule Specifications of IP blocks.
ESA Workshop: on a harmonized mixed-signal flow Gilles Foucard EN/STI/ECE.
INFN Activities on Pixel Phase 2 Electronics L. Demaria on behalf of INFN institutes: Bari, Padova, Pavia/Bergamo, Perugia, Pisa, Torino 1/28/2014 L.Demaria:
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
RD53 Analog IP blocks WG : developments and plans at CPPM M. Barbero, L. Gallin Martel (LPSC), Dzahini (LPSC), D. Fougeron, R. Gaglione (LAPP), F. Gensolen,
Microelectronics User Group Meeting TWEPP 2013, Perugia, IT 26/9/2013.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
EUDET-MICELEC Status Report October 2007 A. Marchioro / CERN-PH.
MUG meeting Wrap Up A new version of the CMOS8RF (130nm) Mixed Signal Design kit has been developed at CERN and is ready for release.  Based on the foundry.
Motivation for 65nm CMOS technology
ASIC Building Blocks for Tracker Upgrade A. Marchioro / CERN-PH-ESE October, 2009.
Unit – I Presentation. Unit – 1 (Introduction to Software Project management) Definition:-  Software project management is the art and science of planning.
CERN MIC Support for HEP Microelectronics Designers A. Marchioro / CERN-PH EUDET Meeting - December 14 th 2005.
News on the 130 nm technology support Wojciech BIALAS, Kostas KLOUKINAS CERN, PH-ESE dept. CH1211, Geneve 23 Switzerland.
PIONEERING WITH PASSION ©Tesat-Spacecom GmbH & Co.KG PIONEERING WITH PASSION PROPRIETARY INFORMATION ©Tesat-Spacecom GmbH & Co.KG reserves all rights.
R2E Availability October 17 th 2014 ADC and Common development options G. Spiezia.
Microelectronics User Group Meeting TWEPP 2015, Lisbon, Portugal 1/10/2015.
MUX-2010 DISCUSSION : W HAT DO WE NEED NEXT IN HEP.
Jorgen Christiansen, CERN PH-ESE 1.  EPIX ITN proposal did not get requested EU funding ◦ CERN based proposals did very bad this time. ◦ I better not.
Microelectronics for HEP A. Marchioro / CERN-PH-ESE.
Angelo Vian President of FEPAC Washington, D.C., U.S.A. – May 10-11, 2007 Biennial Meeting International Lending Agencies and Consulting Industry – BIMILACI.
Be the New Renaissance Artist: Davinci = Art+Design+Engineering.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
LPNHE - Serial links for Control in 65nm CMOS technology - 65nm CMOS - Higher density, less material, less power - Enhanced radiation hardness regular.
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 ASIC Building Blocks for SLHC ACEOLE Mid Term.
Evaluation. What is important??? Cost Quality Delivery Supplier Expertise Financial Stability Coverage Product Offerings Do you intend to negotiate?
This has been created by QA InfoTech. Choose QA InfoTech as your Automated testing partner. Visit for more information.
PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying.
Access to ASIC design tools and foundry services at CERN for SLHC
Access to 65nm Technology through CERN
Systems Analysis and Design
Peripheral IP blocks per chip “Superstrip”
DARE180U Platform Improvements in Release 5.6
Presentation transcript:

an·ec·dote /ˈanikˌdōt/ Noun A short and amusing or interesting story about a real incident or person LBL - May 31,2013Support for uT at CERN - A. Marchioro1

Technologies used in ISSCC papers 2007/2013 A.M. - INFIERI School/Oxford 20132

Support for  Technologies at CERN HEPIC 2013 A. Marchioro CERN/PH-ESE

Topics History of technology support at CERN Status of the contract and support model – 65nm Commercial and Legal aspects 65 nm Technical aspects IPs in development Collaboration model Continuation of 130 nm support Support for uT at CERN - A. MarchioroLBL - May 31,20134

130nm MPW activity CERN participates on MOSIS MPW runs (4 runs/year) and organizes ad-hoc MPWs with the foundry for volume and/or area demanding prototyping. CMOS8RF-DM (3-2-3) is the “regular” metal stack option. Prototyping and Engineering run costs are stable and valid until LBL - May 31,2013Support for uT at CERN - A. Marchioro5 Production runs not included

15 years of foundry support Two reasons for concentrating support on single foundry/process: – The effort required for the RT qualification and support of modern technologies is substantial The effort involved with the RH aspects qualification did not allow for more than two suppliers, one of which was soon dropped – The CERN procurement mechanism is administratively heavy and favors single suppliers Our volume is of little relevance for most foundries but quality support is vital for some non-standard designs A very substantial effort has been necessary to guarantee access of RT ASICs to most HEP players Support for uT at CERN - A. MarchioroLBL - May 31,20136

New Commercial Contract Proposal for new foundry contract submitted to CERN FC and approved on March 20 – About same value as previous contract (for both 65nm and new 130nm) – 5 Years – (Current 130nm contract still valid until 2015) Contract details (delivery terms, guarantee, shipping costs, applicable law, etc. etc.) being finalized with IMEC Expecting contract signature by mid-Summer Export conditions could be similar if not identical to the ones with previous foundry – i.e. no “free” circulation of these chips!!! Support for uT at CERN - A. MarchioroLBL - May 31,20137

Legal aspects New foundry has “special” confidentiality culture Foundry is now willing to adapt NDA conditions to HEP clients – New procedure requires new NDAs to be issued to all users by IMEC This was already done with Cadence to allow CERN/Cadence/IMEC to work on new design kit Details for extension to all HEP Institutes being finalized with IMEC Support for uT at CERN - A. MarchioroLBL - May 31,20138

Technical Aspects (1) Design Kit – Porting on Cadence OpenAccess with flow similar to old 130nm is being done by Cadence (Paris + US) – First release expected for May Result to be qualified and tested at CERN by CERN with demo design – Includes one flavor of digital cells (to be analyzed and eventually slightly modified) from foundry Library, but no RT IO cells Not clear if we can have more than one! Modified library must be returned (and will continue to be owned by the foundry) – CERN has investigated usage of library characterization tool (Altos) but results are still controversial (most cells match data from foundry, others seem to be wrong) – Training courses for new flow to be scheduled from the Summer Support for uT at CERN - A. MarchioroLBL - May 31,20139

New M/S Design Kit LBL - May 31,2013Support for uT at CERN - A. Marchioro10 Foundry PDK (on OA) STD Cells Lib + IO Cells (on CDB) Scripts & Flows M/S Kit (on OA) A D M/S Kit (on OA) A D

Technical support and distribution model for new foundry FoundryIMECCERN Institute A University B … Lab Z LBL - May 31,2013Support for uT at CERN - A. Marchioro11 First training on new flow to be organized at CERN – Later, to be seen

Orders for MPW and Production runs FoundryIMECCERN Institute A University B … Lab Z LBL - May 31,2013Support for uT at CERN - A. Marchioro12 Dedicated admin contact person assigned in CERN-ME All deliveries to CERN (MPW and productions runs), re- shipped from Geneva

Warning Normal 65nm MPW runs from the new foundry allow for all process options and splits at a fixed price. Designers tend to like these! Some of these options are very expensive in actual productions runs and people are very surprised when the bill is presented. LBL - May 31,2013Support for uT at CERN - A. Marchioro13 WARNING

Technical Aspects: IPs Regular foundry SRAM generator are not suitable for radiation environment Specifications for Hardened SRAM prepared by CERN Three companies contacted and qualified for providing RadTol SRAM generator – Three offers received Winners to be announced soon – First phase of work to start with CERN-WP1 funds by the summer – Expected first delivery for Q1’14 IPs to be distributed for a fee Support for uT at CERN - A. MarchioroLBL - May 31,201314

Technical Aspects: IPs Slow 12-bit, 65nm monitoring ADC: – 4 companies contacted, one selected – Work started with company that provided the 130nm slow ADC cell – Architecture is simple Wilkinson (identical to old DCU in CMS) with improved offset cancelation scheme – Project is funded and delivery expected Sep ‘13 – Submit proto by Q4 ‘13 IP available to everybody in community for a small fee Support for uT at CERN - A. MarchioroLBL - May 31,201315

Technical Aspects: IPs CMOS IO Pads – Thick-oxide free minimal library with CMOS 1.2V levels and robust ESD structures compatible with design kit using core only devices – Technical details specified in a document by CERN – Specialized subcontractor identified To be executed in 2 nd ½ of 2013 – Project paid for by CERN – Available to users in HEP community for small fee Support for uT at CERN - A. MarchioroLBL - May 31,201316

Technical Aspects: IPs PLL for generic applications Specs: – Clock multiplier (40MHz -> 1.6GHz) – Low Power (< 5 mW) – Try SEU robustness through TMR – Offers in hands from three design houses – Typical PLL-IP cost: 35K-60K – Access cost for multi-use to be negotiated and paid for by end-user Support for uT at CERN - A. MarchioroLBL - May 31,201317

Technical Aspects: IPs Bandgap reference cell – This cell eventually necessary for all analog designs – Based on experience gained with multiple BG 130nm submission Design to start at CERN in July with EU-Aida funds Submission in November ‘13 – Small funds necessary for proto-chip To be included in IP library for a small fee LBL - May 31,2013Support for uT at CERN - A. Marchioro18

Reminder: Bandgap Results in 130 nm 7 Circuits submitted of 4 types Some diode based, some PMOS based Temp stability < 2mV from -20 to 30 deg C Supply stability < 5 mV from 1.0 V to 1.6 V Irradiated to 200 Mrad – Irradiation results not too impressive Neutron irradiation still to be done New structures to be tried in a new run LBL - May 31,2013Support for uT at CERN - A. Marchioro19 A B C D New Delta_after_Irradiation Delta_after_Annealing

Other IP blocks necessary High Speed SLVS cells Optimized STD cells library for pixels? – Characterization and library inclusion I/O Pads optimized for usage with TSVs I/O Pads optimized for bump-bonding Specific CAE tools – working on an early power estimation tool for digital … RT to extreme TID and high flux hadrons validation – Test structures are available – Should this tech not be sufficient for extreme levels, it may require some hard re-thinking of some current projects… Support for uT at CERN - A. MarchioroLBL - May 31,201320

Design style Old foundry accepted many violations to the sacred rule-book New foundry will accept NONE! LBL - May 31,2013Support for uT at CERN - A. Marchioro21

Collaborations on IP blocks Attempts to share IP blocks between HEP Institutes on voluntary basis have FAILED Perhaps we should be looking at market-driven, self-interest based incentives to stir people to provide what they have made Various proposals could be discussed (outside of this meeting) Support for uT at CERN - A. MarchioroLBL - May 31,201322

130 nm second source Prices from new foundry is lower than current prices No sign that old foundry will discontinue supplying CERN Design kit to be re-spinned by Cadence Design Services after work on 65 nm will be completed – Funds are available – Distribution will be free Introduction and distribution for users in Q4 ‘13. – Possibly new training courses to be organized Support for uT at CERN - A. MarchioroLBL - May 31,201323

Conclusions CERN is committed to continue foundry support for HEP community for new CMOS generation and also for alternative of the current one – 65nm full support model to converge in second part of ‘13 Some delicate export issues still pending IMEC to become official HEP interface to foundry LBL - May 31,2013Support for uT at CERN - A. Marchioro24

SPARES LBL - May 31,2013Support for uT at CERN - A. Marchioro25

IP Market LBL - May 31,2013Support for uT at CERN - A. Marchioro26

What should a “good” IP block contain Schematic and layout on Cadence DB – Or at least what is necessary to simulate the block within application, pass DRC and LVS Documentation on how-to use Minimal initial support (t.b.d.) No change allowed, if any change necessary, ad-hoc negotiation with creator is required Support for uT at CERN - A. MarchioroLBL - May 31,201327

How to charge for IP blocks Several schemes are possible: – Pay once for multi-use – Pay once for single-use – When: At block delivery At submission – How Institute to Institute billing Through common “bank” Our community is complicated by the fact that some project are co- developed by several Institutes but results in a single GDS – Who own such designs? – Who should pay for the IPs? Support for uT at CERN - A. MarchioroLBL - May 31,201328