Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Logic Gates.
컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.
Prof. Sin-Min Lee Department of Computer Science
ECE 238L Computer Logic Design Spring 2010
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Boolean Algebra and Combinational Logic
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
CHAPTER 3 Digital Logic Structures
Boolean Algebra and Logic Gates
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
Propositional Calculus Math Foundations of Computer Science.
11.1 Boolean Functions. Boolean Algebra An algebra is a set with one or more operations defined on it. A boolean algebra has three main operations, and,
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
Systems Architecture I1 Propositional Calculus Objective: To provide students with the concepts and techniques from propositional calculus so that they.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
1 Logic Gates Digital Computer Logic Kashif Bashir WWW:
Lecture 2 – Boolean Algebra Lecturer: Amy Ching Date: 21 st Oct 2002.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
Boolean Algebra and Digital Circuits
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Digital Logic Fundamentals CT101 – Computing Systems.
Chapter 10 (Part 2): Boolean Algebra  Logic Gates (10.3) (cont.)  Minimization of Circuits (10.4)
Combinational Logic 1.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
CS231 Boolean Algebra1 K-map Summary K-maps are an alternative to algebra for simplifying expressions. – The result is a minimal sum of products, which.
Chapter 3 Gate-Level Minimization
Chapter 5 Boolean Algebra and Reduction Techniques 1.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Gate-Level Minimization
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
LOGIC GATES & BOOLEAN ALGEBRA
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Karnaugh Maps (K-Maps)
Digital Logic Fundamentals & CLC Review
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
1 Lect # 2 Boolean Algebra and Logic Gates Boolean algebra defines rules for manipulating symbolic binary logic expressions. –a symbolic binary logic expression.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Chapter-3: BOOLEAN ALGEBRA & LOGIC GATES Analysis and logical design.
Karnaugh Map and Circuit Design.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Logic Gates Ghader Kurdi Adapted from the slides prepared by DEPARTMENT OF PREPARATORY YEAR.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CSE 461. Binary Logic Binary logic consists of binary variables and logical operations. Variables are designated by letters such as A, B, C, x, y, z etc.
CHAPTER 2 Boolean algebra and Logic gates
Assembly Lab1 - Review.
Digital Logic.
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS 105 Digital Logic Design
DIGITAL LOGIC CIRCUITS
Boolean Algebra Why study Boolean Algebra?
Boolean Algebra.
17-Nov-18 Logic Algebra 1 Combinational logic.
Boolean Algebra & Logic Circuits
Example Question: Consider the expressions: (a) F = XY + XY'
Dr. Clincy Professor of CS
From now on: Combinatorial Circuits:
Truth tables Mrs. Palmer.
Circuit Simplification and
Computer Architecture
Presentation transcript:

Mu.com.lec 9

Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding of digital logic is necessary in order to learn the fundamentals of computing systems organization and architecture Two types of digital logic: Combinatorial logic: output is a function of inputs Sequential logic: output is a complex function of inputs, previous inputs and previous outputs Neither combinatorial logic or sequential logic is better than the other. In practice, both are used as appropriate in circuit design.

Boolean Algebra A Boolean algebra value can be either true or false. Digital logic uses 1 to represent true and 0 to represent false. This presentation introduces the Boolean algebra basic functions and examines the fundamental methods used to combine, manipulate and transform these functions.

AND Output is one if every input has value of 1 More than two values can be “and-ed” together For example xyz = 1 only if x=1, y=1 and z=1 xyout = xy

OR xyout = x+y Output is 1 if at least one input is 1. More than two values can be “or-ed” together. For example x+y+z = 1 if at least one of the three values is 1.

XOR (Exclusive OR) xyout = The number of inputs that are 1 matter. More than two values can be “xor- ed” together. General rule: the output is equal to 1 if an odd number of input values are 1 and 0 if an even number of input values are 1.

NOT This function operates on a single Boolean value. Its output is the complement of its input. An input of 1 produces an output of 0 and an input of 0 produces an output of 1 xx' 01 10

NAND Output value is the complemented output from an “AND” function. xyout = x NAND y

NOR xyout = x NOR y Output value is the complemented output from an “OR” function.

XNOR xyout =x xnor y Output value is the complemented output from an “XOR” function.

Manipulating Boolean Functions xyzxy'yzxy'+yz Consider a function that must be 1 if either x = 1 and y = 0 or y = 1 and z = 1 We express it as: f(x,y,z) = xy’+ yz The truth table is:

Combinatorial Logic Circuit Combinatorial Logic Circuit that implements the function xy’+yz

DeMorgan’s Law (ab)’=a’+b’ (a+b)’=a’b’ Property for generating equivalent functions Allows conversion of AND function to an equivalent OR function and vice-versa It may allow the simplification of complex functions, that will allow a simpler design It is useful in generating the complement of a function

Generating the complement of a function using DeMorgan’s law (xy’ + yz)’ = (xy’)’(yz)’ = (x’ + y)(y’ + z’) = x’y’ + x’z’ + yy’ + yz’ (because yy’=0) => (xy’+yz)’ = x’y’ + x’z’ + yz’ xyzx'y'x'z'yz'x'y‘ + y'z‘ + yz'

Karnaugh Map (K map) Method for minimizing logic Is used to represent the values of a function for different input values The rows and columns of the K-map correspond to the possible values of the function's input Each cell in the K-map represents a minterm (i.e. a three variables function has: x’y’z’, x’y’z, x’yz’, x’yz, xy’z’, xy’z, xyz’ and xyz)

K-map Example Let’s consider (xy’+yz)’ = x’y’ + x’z’ + yz’ Group together the 1s in the map: g1: x’y’z’+x’y’z=x’y’(z’+z)=x’y’ g2: x’yz’+xyz’ = yz’(x’+x)=yz’ g3: x’yz’+x’y’z’=x’z’(y+y’)=x’z’ To derive a minimal expression we must select the fewest groups that cover all active minterms (1s). (xy’ + yz)’= x’y’ + yz’ xyzx'y'+y'z'+yz'

K-map for more complex function The final minimized function is: x’z’ + wx’ + w’xyz w’x’y’z’ + w’x’yz’ + wx’y’z’ + wx’y’z + wx’yz + wx’yz’