Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.

Slides:



Advertisements
Similar presentations
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Advertisements

Melanie Berg MEI Technologies/NASA GSFC
Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
C3 / MAPLD2004Lake1 Radiation Effects on the Aeroflex RadHard Eclipse FPGA Ronald Lake Aeroflex Colorado Springs.
Scrubbing Approaches for Kintex-7 FPGAs
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez.
Radiation Effects on FPGA and Mitigation Strategies Bin Gui Experimental High Energy Physics Group 1Journal Club4/26/2015.
Presenter Information: Wallace Scott Military & Space Products, Texas Instruments 6412 Highway 75 South, MS 860 Sherman, Texas 75090, USA Phone (903) Fax.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
Complex Upset Mitigation Applied to a Re-Configurable Embedded Processor EEL 6935 Lu Hao Wenqian Wu.
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
VirtexII 3000 FPGA Dynamic Burn-In Test For Military And Aerospace Applications Sponsored By NASA Electronic Parts and Packaging Program (NEPP) Electronic.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.
Fault-Tolerant Softcore Processors Part I: Fault-Tolerant Instruction Memory Nathaniel Rollins Brigham Young University.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology department of Electrical Engineering Virtex II-PRO Dynamical.
Electronic Counters.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Radiation Effects and Mitigation Strategies for modern FPGAs 10 th annual workshop for LHC and Future experiments Los Alamos National Laboratory, USA.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
1 FLIPPER SEU Fault Injection in Xilinx FPGAs Monica Alderighi National Institute for Astrophysics, IASF Milano, Italy Computing.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
PetrickMAPLD05/BOFL1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results Session L: Birds of a Feather David Petrick 1, Wesley Powell.
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
Experimental Evaluation of System-Level Supervisory Approach for SEFIs Mitigation Mrs. Shazia Maqbool and Dr. Craig I Underwood Maqbool 1 MAPLD 2005/P181.
MooreC142/MAPLD Single Event Effects (SEE) Test Results on the Virtex-II Digital Clock Manager (DCM) Jason Moore 1, Carl Carmichael 1, Gary Swift.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Petrick_P2261 Virtex-II Pro SEE Test Methods and Results David Petrick 1, Wesley Powell 1, James Howard 2 1 NASA Goddard Space Flight Center, Greenbelt,
LaRC MAPLD 2005 / A208 Ng 1 Radiation Tolerant Intelligent Memory Stack (RTIMS) Tak-kwong Ng, Jeffrey Herath Electronics Systems Branch Systems Engineering.
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
A Simplified Approach to Fault Tolerant State Machine Design for Single Event Upsets Melanie Berg.
1 Agenda 11:00 - Introduction (Damoulakis) 11:05 - Overview of Test Needs (Ken LaBel) Low Cost Test Needs High Speed Test Needs 11:15 - Team Responsibilities.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Actel Antifuse FPGA Information – Radiation Tests Actel Antifuse FPGA – A54SX72A 72K gates 208 pqfp package 2.5v to 5.0v I/O tolerant $62 each for tested.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Report on the progress of the 40MHz SEU Test System based on DE2 Board 20 Jan in CPPM Zhao Lei.
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
CFTP ( Configurable Fault Tolerant Processor )
FPGA IRRADIATION and TESTING PLANS (Update)
XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
Radiation Tolerance of an Used in a Large Tracking Detector
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
SEE Characterization of XC7K70T, Kintex Serie7 familly FPGA from Xilinx Hello everyone, I’m ELG, I’m here today to present you a SEE ch…, performed at.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Evaluation of Power Costs in Triplicated FPGA Designs
Xilinx Kintex7 SRAM-based FPGA
Command and Data Handling
Implementing Logic Gates and Circuits
FPGA’s 9/22/08.
Presentation transcript:

Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI Ray Ladbury, Ken LaBel/NASA Steve Buchner/QSS This work was sponsored by the NASA Electronic Parts and Packaging (NEPP) Program

SEE Test Plan presented by Melanie Berg, June 26th, Test System The Device Under Test ((DUT) Xilinx V4 – LX25) controller/processor is instantiated as a subcomponent within the Low Cost Digital Tester (LCDT). –Developed by the NASA Goddard Radiation Effects and Analysis Group. LCDT consists of: –A Mother Board (FPGA Based Controller/Processor – Xilinx Spartan III) –A daughter board (Xilinx Virtex-4 LX25 evaluation board). The objectives of this DUT Controller/processor are –To supply inputs to the Xilinx Virtex-4 DUT, perform data processing on the DUT outputs, and implement user command decoding –Interface to the host PC where data is stored and preliminary analysis is performed. All tests will be performed at –Test Temperature: Room Temperature –Operating Frequency: 1 MHz- 100MHz –Vdd: 3.3v I/O & 1.5V Core LCDT Board Micro-Strip Connectors Spartan III FPGA JTAG Power Subsystem RS-232 Port Flash SRAM SMA Clock Inputs USB Port Latchup Circuitry

SEE Test Plan presented by Melanie Berg, June 26th, The LCDT Connection to the Xilinx V4 DUT

SEE Test Plan presented by Melanie Berg, June 26th, Test Facility – Heavy Ion Facility: –Texas A&M University (TAMU) Cyclotron Single Event Effects Test Facility, 40 MeV/amu tune). Flux: –1.0x10 4 to 2.0x10 5 particles/cm 2 /s Fluence: –All tests will be run to 1 x 10 7 p/cm 2 or until destructive or functional events occurred. Linear Energy Transfers (LET) : –1.2 to approximately 21 MeV*cm 2 /mg Initial Test Date: June 28 th 2006

SEE Test Plan presented by Melanie Berg, June 26th, Device Under Test Specifics 8 bit Select Map Configuration and Scrubbing is implemented and controlled by the LCDT Currently readback functionality is not completed – will be added to the testbed by the end of August Edge Triggered Flip Flop (DFF) Shift Registers are implemented as the DUT functionality –Variable number of combinatorial logic between DFFs (Single Event Transient Analysis – SET) –Data capture and output are fully synchronous

SEE Test Plan presented by Melanie Berg, June 26th, Initial Test Plan Single Event Latch-up monitoring Scrubbing will be active simultaneously with the shift register logic The following are controlled by user commands sent to the LCDT –Variable scrubbing frequencies (6 MHz to 50 MHz) continuous vs. sporadic (i.e. once every n ms) –Shift Register Architecture will be tested with and without different levels of Triple Mode Redundancy (TMR) –Data Pattern variation (static 1, static 0, and alternating) –Frequency variation (1 MHz to 100 MHz) – currently limited by interface from Mother to Evaluation Daughter board

SEE Test Plan presented by Melanie Berg, June 26th, Future Test Plan Overview Daughter board development accommodating higher speed data transfer High Speed Tester Development specifically for MGT testing Movement towards the Virtex-5 family of parts Readback inclusion – enhanced configuration memory evaluation (MBU potential and analysis) I/O, fan-out, routing, DCM and CLB Hardness Fault Injection capability added to scrubber Xilinx core testing (DSP, Power PC, etc…) SEFI Monitoring Internal memory analysis (with and without scrubbing, EDAC, mitigation, etc…) Mitigation Technique comparison and analysis Xilinx Self Scrubbing core (Single Error Correct Double Error Detect (SECDED) Based) vs. external scrubbing All tests will include Frequency and data pattern variation

SEE Test Plan presented by Melanie Berg, June 26th, Summary An Initial Test Plan and Test Bed have been completed – –Targets simultaneous high frequency functional testing and scrubbing –SEU and SEL monitor SEE Testing and Data Analysis will begin June 28 th 2006 Movement from Virtex-4 to Virtex-5 Expansion of testing capability and analysis will be implemented on later SEE Test trips Test implementation and development is currently an independent study. However, future collaboration with LANL, the Rad-Hard Test Consortium and Xilinx is our goal.