DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis.

Slides:



Advertisements
Similar presentations
S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.
Advertisements

The Multi-PMT Optical Module P.Kooijman, University of Amsterdam University of Utrecht Nikhef.
VLV T – Workshop 2003 C. A. Nicolau – VLV T - Amsterdam 5-8 October 2003 A 200-MHz FPGA based PMT acquisition electronics for NEMO experiment Read Out.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
By E. Anassontzis, A. Belias, E. Kappos, K. Manolopoulos, P. Rapidis on behalf of the KM3NeT Collaboration.
SCADA and Telemetry Presented By:.
Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Software Engineering Requirements Review June 5, 2002 LBNL Chuck McParland.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.
FEE Electronics progress PCB layout 18th March 2009.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.
System On Chip Offshore Node S. Anvar, H. Le Provost, Y.Moudden, F. Louis, B.Vallage, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2010 July 5.
Electronics Department Amsterdam 5-July-2010 Sander Mos 1 Status and progress of NIK* Logic WPFL - 5 July 2010 Amsterdam * Network Interface Kit.
PRM for AM06 Daniel Magalotti Collaboration between: KIT, INFN Pisa and INFN Perugia.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
Update on general technology From DOM electronics to KM3NeT subsea infra structure Interaction with other scientific projects Interaction with industries.
H.Ohoka, H.Kubo, M.Aono, Y.Awane, A.Bamba, R.Enomoto, D.Fink, S.Gunji, R.Hagiwara, M.Hayashida, M.Ikeno, S.Kabuki, H.Katagiri, K.Kodani, Y.Konno, S.Koyama,
DOM developments Mini DOM PPM-DOM in Antares PPM future WP F-L.
IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.
CLB demonstration board & prototype tests (CLB: Central Logic Board) 1 WPFLElectronics PPMCLB F. Louis.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
DAQ read out system Status Report
Diego Real, IFIC Spain, KM3NeT Electronics Coordinator
The Jülich Digital Readout System for PANDA Developments
Status of the ECL DAQ subsystems
On behalf of Patrick Lamare
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Test Boards Design for LTDB
LHAASO Electronics developments
Data Aquisition System
CLB development at INFN Genova
CoBo - Different Boundaries & Different Options of
Electronics for Physicists
Front-end electronic system for large area photomultipliers readout
Commodity Flash ADC-FPGA Based Electronics for an
ECAL Electronics Status
Read Out and Data Transmission Working Group
FEE Electronics progress
Electronics for Physicists
Presented by T. Suomijärvi
The QUIET ADC Implementation
Presentation transcript:

DOM Electronics (Digital Optical Module) 1 WPFLElectronics PPMDOM ElectronicsF. Louis

2 Contents DOM description HV pmt base Signal collection boards Central Logic Board & components Instrumentation Optical Line Terminal Power Board

3 DOM description Sphere 17” diameter 31 x 3 ”Pmt (19 Lower &12 Upper) Contain Read out and Control/Command Electronics for pmt and instrumentation

4 DOM electronic description TDC

5 DOM internal description HV Pmt base Signal collection board Central Logic board Power conversion board Heat conductor

6 TDC Photomultiplier base

7 Adjustable HV ( V) Low power (4,5mW) Asic with pre-amplifier and discriminator Connection to the signal collection boards done by flexible PCB LVDS output signal

8 TDC Signal Collection boards

9 Signal collection boards Transfer signals from the PMT base to the Central Logic Board Provide and monitor power for individual PMT HV base

10 TDC Central Logic Board (CLB)

11 CLB () Interfaces Signal Collection Boards Power Conversion Board Connection to REAM Dimension: 15 cm x 15 cm Simulation view

12 CLB with main components Components on both sides

13 CLB – FPGA Mini module System On Chip (Hardware PPC) Virtex 5 Virtex 5 FX MB DDR2 SDRAM Memory 32 MB Flash Memory Ethernet transceiver 10/100/1000

14 CLB - Time Stamping Asic Scott V2

15 Submission the 3 rd December 2010 Return the 19 th March 2011 Tests all functionalities on SCOTTLAND board Tests of continuous acquisition on KOALA board with pmt LVDS signals : Differential inputs = DC connection with LVDS signal Low Power Discriminators & Low Power Outputs (200mW) New package : From CQFP (Scott V1) to QFP 128 CLB - Time Stamping Asic Scott V2

16 CLB - Time Stamping TDC Implemented in FPGA See Hervé presentation

17 TDC Instrumentation

18 Instrumentation Slow control I²C link Nano beacon control board (Daughter board) Compass / Tiltmeter sensors (Daughter board) Temperature sensors (located on the CLB) HV base 3” pmt configuration (across the Signal Collection boards) High rate SPI link (treated like pmt data) ADC (located on the CLB)for Piezo & Hydro preamp boards) Dedicated readout firmware/software or standard SPI link

19 TDC Optical line terminal

20 Optical Line terminal – Network interfaces Data Read out Control & Command shore DM laser R-EAM PIN CW laser CLB PIN GbE DOM On Shore Board OFM Optical domain

21 Optical Line terminal – Components link interfaces REAM component (Reflective Electro Absorption Modulator) High rate up stream Data link Pin / Photodiode Slow rate down stream link in broadcast mode

22 TDC Power conversion board

23 Power conversion board Convert the 12V from the break out box in different voltages for all the DOM electronics Prototype power conversion board