1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually.

Slides:



Advertisements
Similar presentations
Instruction Set Design
Advertisements

INSTRUCTION SET ARCHITECTURES
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Computer Organization and Architecture
Computer Organization and Architecture
Chapter 11 Instruction Sets
Chapter 6: Machine dependent Assembler Features
Execution of an instruction
CH11 Instruction Sets: Addressing Modes and Formats
Pentium Addressing Modes
Unit -II CPU Organization By- Mr. S. S. Hire. CPU organization.
Chapter 11 Instruction Sets: Addressing Modes and Formats HW: 11.4, 5, 13, 16 (Due 11/15)
Part II: Addressing Modes
ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.
Mr. Gursharan Singh Tatla
Processor Organization and Architecture Module III.
Instruction Set Architecture
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 15 & 16 Stacks, Endianness Addressing Modes Course Instructor: Engr. Aisha Danish.
Computer Architecture and the Fetch-Execute Cycle
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Execution of an instruction
COMPUTER ARCHITECURE INSTRUCTION SET ARCHITECTURE.
Computer Organization
Computer Architecture Lecture 03 Fasih ur Rehman.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Instruction cycle.
ECEG-3202 Computer Architecture and Organization Chapter 6 Instruction Sets: Addressing Modes and Formats.
In1210/01-PDS 1 TU-Delft Instructions and addressing.
Chapter 11 Instruction Sets: Addressing Modes and Formats Gabriel Baron Sydney Chow.
Instruction Sets: Addressing modes and Formats Group #4  Eloy Reyes  Rafael Arevalo  Julio Hernandez  Humood Aljassar Computer Design EEL 4709c Prof:
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
Addressing Modes and Formats
WEEK 3 I/O Port Programming ET2640 Microprocessors and Microcontrollers.
MicroProcessors Lec. 3 Dr. Tamer Samy Gaafar. Course Web Page
Computer Architecture
Displacement (Indexed) Stack
Machine dependent Assembler Features
William Stallings Computer Organization and Architecture 6th Edition
Immediate Addressing Mode
Overview Introduction General Register Organization Stack Organization
Chapter 11 Instruction Sets
Alvaro Mauricio Peña Dariusz Niworowski Frank Rodriguez
A Closer Look at Instruction Set Architectures: Expanding Opcodes
William Stallings Computer Organization and Architecture 8th Edition
Computer Organization and Design
Processor Organization and Architecture
Introduction to Micro Controllers & Embedded System Design Background to Module4 Department of Electrical & Computer Engineering Missouri University.
Prepared By:- Parminder Mann
Computer Organization and ASSEMBLY LANGUAGE
Addressing Modes Charles Abzug, Ph.D. Department of Computer Science
CENTRAL PROCESSING UNIT
Chapter 8 Central Processing Unit
Processor Organization and Architecture
ECEG-3202 Computer Architecture and Organization
Computer Architecture and the Fetch-Execute Cycle
CENTRAL PROCESSING UNIT
Computer Architecture
Classification of instructions
Basic components Instruction processing
CPU Structure and Function
William Stallings Computer Organization and Architecture 8 th Edition Chapter 11 Instruction Sets: Addressing Modes and Formats.
Prepared By:- Bhim Singh
Presentation transcript:

1 ADDRESSING MODES Addressing Modes: * Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually referenced) * Variety of addressing modes - to give programming flexibility to the user - to use the bits in the address field of the instruction efficiently

2 TYPES OF ADDRESSING MODES Implied Mode Address of the operands are specified implicitly in the definition of the instruction - No need to specify address in the instruction - EA = AC EA: Effective Address. Immediate Mode Instead of specifying the address of the operand, operand itself is specified - No need to specify address in the instruction - However, operand itself needs to be specified - Sometimes, require more bits than the address - Fast to acquire an operand - Useful for registers initialization Register Mode Address specified in the instruction is the register address - Designated operand need to be in a register - Shorter address than the memory address - Saving address field in the instruction - Faster to acquire an operand than the memory addressing - EA = IR(R) (IR(R): Register field of IR)

3 TYPES OF ADDRESSING MODES Register Indirect Mode Instruction specifies a register which contains the memory address of the operand - Saving instruction bits since register address is shorter than the memory address - Slower to acquire an operand than both the register addressing or memory addressing - EA = [IR(R)] ([x]: Content of x) Auto-increment or Auto-decrement features: Same as the Register Indirect, but: - When the address in the register is used to access memory, the value in the register is incremented or decremented by 1 (after or before the execution of the instruction)

4 TYPES OF ADDRESSING MODES Direct Address Mode Instruction specifies the memory address which can be used directly to the physical memory - Faster than the other memory addressing modes - Too many bits are needed to specify the address for a large physical memory space - EA = IR(address), (IR(address): address field of IR) Indirect Addressing Mode The address field of an instruction specifies the address of a memory location that contains the address of the operand - When the abbreviated address is used, large physical memory can be addressed with a relatively small number of bits - Slow to acquire an operand because of an additional memory access - EA = M[IR(address)]

5 TYPES OF ADDRESSING MODES Relative Addressing Modes The Address fields of an instruction specifies the part of the address (abbreviated address) which can be used along with a designated register to calculate the address of the operand PC Relative Addressing Mode(R = PC) - EA = PC + IR(address) - Address field of the instruction is short - Large physical memory can be accessed with a small number of address bits Indexed Addressing Mode XR: Index Register: - EA = XR + IR(address) Base Register Addressing Mode BAR: Base Address Register: - EA = BAR + IR(address)

6 ADDRESSING MODES - EXAMPLES Addressing Mode Effective Address Content of AC Direct address500/* AC  (500) */ 800 Immediate operand -/* AC  500 */ 500 Indirect address800/* AC  ((500)) */ 300 Relative address702/* AC  (PC+500) */ 325 Indexed address600/* AC  (XR+500) */ 900 Register -/* AC  R1 */ 400 Register indirect400 /* AC  (R1) */ 700 Autoincrement400 /* AC  (R1)+ */ 700 Autodecrement399 /* AC  -(R1) */ 450 Load to AC Mode Address = 500 Next instruction MemoryAddress PC = 200 R1 = 400 XR = 100 AC