Govt. Engineering College- Gandhinagar. It is all about……  STATE MACHINE.

Slides:



Advertisements
Similar presentations
Sequential Circuits Storage elements
Advertisements

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Logical Circuit Design Week 11: Sequential Logic Circuits Mentor Hamiti, MSc Office ,
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
+ CS 325: CS Hardware and Software Organization and Architecture Sequential Circuits 1.
Chapter 3 Digital Logic Structures
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
Overview Finite State Machines - Sequential circuits with inputs and outputs State Diagrams - An abstraction tool to visualize and analyze sequential circuits.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
11/10/2004EE 42 fall 2004 lecture 301 Lecture #30 Finite State Machines Last lecture: –CMOS fabrication –Clocked and latched circuits This lecture: –Finite.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Overview Finite State Machines
Digital Logic Design Lecture 26. Announcements Exams will be returned on Thursday Final small quiz on Monday, 12/8. Final homework will be assigned Thursday,
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 20 Datapath and Control Datapath - performs data transfer and processing operations.
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
So far, all of the logic circuits we have studied were basically based on the analysis and design of combinational digital circuits. The other major aspect.
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
Lecture 10 Topics: Sequential circuits Basic concepts Clocks
Digital Computer Design Fundamental
1 COMP541 State Machines Montek Singh Feb 8, 2012.
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
State Machines.
Digital networks classification Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA)
Lecture 18 More Moore/Mealy machines.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Unit 13 Analysis of Clocked Sequential Circuits Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,
FINITE STATE MACHINES (FSMs)
Introduction to Sequential Logic Design Bistable elements.
ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
VHDL Discussion Finite State Machines
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
VHDL Discussion Finite State Machines IAY 0600 Digital Systems Design Alexander Sudnitson Tallinn University of Technology 1.
Registers; State Machines Analysis Section 7-1 Section 5-4.
Digital System Design using VHDL
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Logic Design (CE1111 ) Lecture 6 (Chapter 6) Registers &Counters Prepared by Dr. Lamiaa Elshenawy 1.
COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.
Sequential Logic Circuit Design Eng.Maha Alqubali.
TOPIC : Introduction to Sequential Circuits UNIT 1: Modeling and Simulation Module 4 : Modeling Sequential Circuits.
Memory Elements. Outline  Introduction  Memory elements.
Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.
DR.S & S.S GHANDHY ENEGINEERING COLLAGE SUBJECT:DIGITAL ELECTRONICS.
Introduction to Sequential Logic Design
ANALYSIS OF SEQUENTIAL CIRCUITS
Introduction to Advanced Digital Design (14 Marks)
Sequential logic circuits
CSE 370 – Winter Sequential Logic-2 - 1
CSE 370 – Winter Sequential Logic-2 - 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
SEQUENTIAL CIRCUITS __________________________________________________
Presentation transcript:

Govt. Engineering College- Gandhinagar

It is all about……  STATE MACHINE

What is a state machine?  A state machine is a different way of thinking about computation  A state machine has some number of states, and transitions between those states  Transitions occur because of inputs  A “pure” state machine only knows which state it is in—it has no other memory or knowledge

 A State Machine or a sequential machine is a system that can be described in terms of a set of states that the system may enter into.  Once the system is in particular state, it may remain there for some finite time duration. This decides the memory capability of state machine.  The next state of FSM depends on the present states and output. The output also depends on present states and inputs.

State machine I/O  State machines are designed to respond to a sequence of inputs, such as The individual characters in a string A series of external events  State machines may produce output (often as a result of transitions)  Alternatively, the “result” of a state machine may be the state it ends up in

 This shows that the sequential machine consists of combinational circuits alongwith memory elements.  The memory element will always appear in the feedback path.  Present state is stored in memory elements. They are applied to combinational circuit alongwith external inputs.

A Finite State Machine  A sequential logic unit which Takes an input and a current state Produces an output and a new state  It is called a Finite State Machine because it can have, at most, a finite number of states.  It is composed of a combinational logic unit and flip-flops placed in such a way as to maintain state information.

Representing a Finite State Machine  It can also be represented using a state diagram which has the same information as the state transition diagram. State 0 State 1

Block Diagram:-

Classification of State Machine:  State Machine are classified on the following two basis:-  On the basis of clock  On the basis of model used

On the basis of Clock:-  Synchronous State Machine:  If the state machine changes its state in response to the clock and if all the inputs are synchronous then its called synchronous state machine  Asynchronous State Machine:  If the changes in the state are based on only input and output and not on the clock then its Asynchronous State Machine

On the basis of Model:- Mealy Machine: Output as a function of both inputs and current states

Moore Machine:-Output as a function of current state only

Presented By:-  Khatwani Falguni( )