Mitglied der Helmholtz-Gemeinschaft FairMQ with FPGAs and GPUs Simone Esch –

Slides:



Advertisements
Similar presentations
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Advertisements

Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
ALFA: The new ALICE-FAIR software framework
Big Data Open Source Software and Projects ABDS in Summary XVI: Layer 13 Part 1 Data Science Curriculum March Geoffrey Fox
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.
The Publisher-Subscriber Interface Timm Morten Steinbeck, KIP, University Heidelberg Timm Morten Steinbeck Technical Computer Science Kirchhoff Institute.
SESSION 9 THE INTERNET AND THE NEW INFORMATION NEW INFORMATIONTECHNOLOGYINFRASTRUCTURE.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
High Performance Communication using MPJ Express 1 Presented by Jawad Manzoor National University of Sciences and Technology, Pakistan 29 June 2015.
Trigger-less and reconfigurable data acquisition system for J-PET
Status and roadmap of the AlFa Framework Mohammad Al-Turany GSI-IT/CERN-PH-AIP.
Gnort: High Performance Intrusion Detection Using Graphics Processors Giorgos Vasiliadis, Spiros Antonatos, Michalis Polychronakis, Evangelos Markatos,
Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Building an Application Server for Home Network based on Android Platform Yi-hsien Liao Supervised by : Dr. Chao-huang Wei Department of Electrical Engineering.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
ALFA - a common concurrency framework for ALICE and FAIR experiments
FairRoot framework Mohammad Al-Turany (GSI-Scientific Computing)
Interconnection Protocol Mustafa Kara Term Work.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Flexible data transport for the online reconstruction of FAIR experiments Mohammad Al-Turany Dennis Klein Alexey Rybalchenko (GSI-IT) 5/17/13M. Al-Turany,
High performance I/O with the ZeroMQ (ØMQ) messaging library thematic CERN School of Computing Aram Santogidis › May 2015.
Design and Characterization of TMD-MPI Ethernet Bridge Kevin Lam Professor Paul Chow.
:: ::::: ::::: ::::: ::::: ::::: ::::: ::::: ::::: ::::: ::::: ::::: :: Dennis Hoppe (HLRS) ATOM: A near-real time Monitoring.
ETRAX CRIS architecture and Xilinx FPGA Peter Zumbruch Experiment control systems group GSI (KS/EE)
Future DAQ Directions David Bailey for the CALICE DAQ Group.
David Cussans, AIDA/CALICE DAQ Palaiseau, 10 Nov 2011 Trigger/Timing Logic Unit (TLU) for AIDA Beam-Test.
ALICE Upgrade for Run3: Computing HL-LHC Trigger, Online and Offline Computing Working Group Topical Workshop Sep 5 th 2014.
Swapping to Remote Memory over InfiniBand: An Approach using a High Performance Network Block Device Shuang LiangRanjit NoronhaDhabaleswar K. Panda IEEE.
David Bailey University of Manchester. Overview Aim to develop a generic system –Maximise use of off-the-shelf commercial components Reduce as far as.
Microelectronic Systems Institute Leandro Soares Indrusiak Manfred Glesner Ricardo Reis Lookup-based Remote Laboratory for FPGA Digital Design Prototyping.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Data Acquisition Backbone Core J. Adamczewski-Musch, N. Kurz, S. Linev GSI, Experiment Electronics, Data processing group.
Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015.
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Guido Haefeli CHIPP Workshop on Detector R&D Geneva, June 2008 R&D at LPHE/EPFL: SiPM and DAQ electronics.
Kraków4FutureDaQ Institute of Physics & Nowoczesna Elektronika P.Salabura,A.Misiak,S.Kistryn,R.Tębacz,K.Korcyl & M.Kajetanowicz Discrete event simulations.
1 Software Design Lecture What’s Design It’s a representation of something that is to be built. i.e. design  implementation.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
CWG13: Ideas and discussion about the online part of the prototype P. Hristov, 11/04/2014.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
New ATCA compute node Design for PXD Zhen-An Liu TrigLab, IHEP Beijing Feb , 6th International Workshop on DEPFET Detectors and Applications.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
COMPASS DAQ Upgrade I.Konorov, A.Mann, S.Paul TU Munich M.Finger, V.Jary, T.Liska Technical University Prague April PANDA DAQ/FEE WS Игорь.
Sumary of the LKr WG R. Fantechi 31/8/2012. SLM readout restart First goal – Test the same configuration as in 2010 (rack TS) – All old power supplies.
ICE-DIP Project: Research on data transport for manycore processors for next generation DAQs Aram Santogidis › 5/12/2014.
Flexible data transport for online reconstruction M. Al-Turany Dennis Klein A. Rybalchenko 12/05/12 M. Al-Turany, Panda Collaboration Meeting, Goa 1.
KIT – University of the State of Baden-Wuerttemberg and National Research Center of the Helmholtz Association Institute for Data Processing and Electronics.
Flexible data transport for the online reconstruction in FairRoot Mohammad Al-Turany Dennis Klein Anar Manafov Alexey Rybalchenko 6/25/13M. Al-Turany,
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Using ZeroMQ for GEP. 2 About ZeroMQ The “zero” in ZeroMQZeroMQ  Zero Broker  Zero Latency (Low Latency)  Zero Administration  Zero Cost – Cross Platform.
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
The Jülich Digital Readout System for PANDA Developments
Data Transport for Online & Offline Processing
New Crate Controller Development
Event Building With Smart NICs
Cloud-DNN: An Open Framework for Mapping DNN Models to Cloud FPGAs
Presentation transcript:

Mitglied der Helmholtz-Gemeinschaft FairMQ with FPGAs and GPUs Simone Esch –

Mitglied der Helmholtz-Gemeinschaft The FairRoot analysis framework uses message queues for data exchange between different computing tasks and processes Asynchronous communication protocol (i.e. receiver not necessarily active while sending of data) Not received data is saved in a FIFO (first in, first out) like structure Message queue benefits: Processes are independent from each other Datapaths between processes can be easily changed and adjusted Work can be spread over several processes on different hosts Message Queues PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft FairMQ: Abstract transport layer in FairRoot to use message queues, at the moment ZeroMQ and NanoMSG supported Base class: FairDevice Supported patterns: push-pull and pub-sub Documentation + examples: o Further information about FairMQ: M. Al-Turany et al. Extending the FairRoot framework to allow for simulation and reconstruction of free streaming data DOI: / /513/2/ FairMQ PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft Integration of FairMQ into external projects: 1. Integration into Jülich Digital Readout System for ASICs (JDRS) Analyze data from ASIC prototypes with FairRoot Create datapaths with FairMQ for saving and monitoring of data stream 2. Use GPU as high performance processor for FairRoot As work towards GPU-based online reconstruction Understanding & evaluation algorithms Possible data transport layer for actual experiment Possible application in offline analysis Integration of FairMQ PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft ZeroMQ is a high-performance asynchronous messaging library aimed at use in scalable distributed or concurrent applications. Open source lightweight messaging system, designed for high throughput and low latency scenarios Usable in inter-thread, inter-process and inter-node communication Bindings (interfaces) to use ZeroMQ available in more than 30 languages For further Information: ZeroMQ inter-node inter- process inter-thread PGM TCP/IP named pipe in- memory PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft ZeroMQ Patterns Publisher-Subscriber (distribution of data) Publisher-Subscriber (distribution of data) Push-Pull (distribution of load) Push-Pull (distribution of load) Request-Reply PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft Jülich Digital Readout System Xilinx ML605 Virtex 6 FPGA Optical and electrical gigabit readout via SIS1100 or UDP Test device (ToPix3) DDR3 memory interface Virtex 6 FPGA HPC and LPC connector Xilinx diagnostic board FPGA Readout Board Firmware FPGA Readout Board Firmware Readout PC MRF Software Readout PC MRF Software DUT Firmware MRF Software Readout system for front end ASIC development One system to characterize different ASICs Requirements:  Fast for high data rates,  flexible for different kinds of ASICs  easy adoptable PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft Tests of JDRS with FairMQ FPGA Readout Board JDRS MUX pull pub JDRS Receiver sub JDRS Receiver sub JDRS DataMonitor JDRS DataMonitor sub JDRS Main push PANDA Collaboration Meeting Frascati FairMQ Device

Mitglied der Helmholtz-Gemeinschaft PANDA Collaboration Meeting Frascati9 GPU Online Analysis Sender/Receiver: create/read message over transport factory GpuSender: creates message, calls Generate on GPU to create test data payload GpuReceiver: reads message, calls Process on GPU to perform operations on test data payload Generate: cuRAND RNG Process: x^2, sqrt(x), check difference

Mitglied der Helmholtz-Gemeinschaft PANDA Collaboration Meeting Frascati10 Test Configuration GpuSender to Receiver GpuSender to GpuReceiver GpuSender to Receiver GpuSender to GpuReceiver

Mitglied der Helmholtz-Gemeinschaft PANDA Collaboration Meeting Frascati11 Test Results Study response of data generation and transmission chain: analyze transmission rate as a function of the number of events for different configurations Performance of transmission over network limited by available bandwidth

Mitglied der Helmholtz-Gemeinschaft FairRoot uses message queues for inter-process and/or inter- host communication, FairMQ JDRS and GPU have been interfaced with FairMQ transport layer Planned to use for ToPix4 testbeam in October 2014 Performance tests an optimization for GPU online analysis are ongoing Summary Thank you for your attention PANDA Collaboration Meeting Frascati

Mitglied der Helmholtz-Gemeinschaft Thank you for your attention Dankeschön PANDA Collaboration Meeting Frascati