Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-1 Chapter # 4: Programmable and Steering Logic Section 4.3, 4.4, 4.5, 4.6.

Slides:



Advertisements
Similar presentations
PLDs ROM : Programmable OR array
Advertisements

Chapter #10: Finite State Machine Implementation
Implementation Strategies
Combinational Logic Word Problems
Documentation Standards
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
CS370 – Spring 2003 Programmable Logic Devices PALs/PLAs.
Programmable Logic PAL, PLA.
Programmable Logic Devices
1 Programmable Logic. 2 Prgrammable Logic Organization Pre-fabricated building block of many AND/OR gates (or NOR, NAND) "Personalized" by making or breaking.
111 Basic Circuit Elements n Standard TTL Small-Scale Integration: 1 chip = 2-8 gates n Requires numerous chips to build interesting circuits n Alternative:
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
B0101 Time for Time ENGR xD52 Eric VanWyk Fall 2012.
Combinational Logic Design
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Parity. 2 Datasheets TTL:  CMOS: 
ECE C03 Lecture 41 Lecture 4 Combinational Logic Implementation Technologies Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
Memory and Programmable Logic
Contemporary Logic Design Sequential Case Studies © R.H. Katz Transparency No Chapter #7: Sequential Logic Case Studies 7.1, 7.2 Counters.
Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.
Contemporary Logic Design Finite State Machine Design © R.H. Katz Transparency No Chapter #8: Finite State Machine Design Finite State.
Chapter # 4: Programmable and Steering Logic Section 4.1
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
Contemporary Logic Design FSM Optimization © R.H. Katz Transparency No Chapter #9: Finite State Machine 9.4 Choosing Flip-Flops 9.5 Machine Partitioning.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Combinational Logic Design Process
Combinational Logic Design
Lecture 13 Problems (Mano)
Digital Design - Combinational Logic Design Chapter 2 - Combinational Logic Design.
Chapter # 4: Programmable and Steering Logic Contemporary Logic Design Randy H. Katz University of California, Berkeley June 1993.
Lecture 1 Combinational Logic Design & Flip Flop 2007/09/07 Prof. C.M. Kyung.
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
1 Lecture 10 PLDs  ROMs Multilevel logic. 2 Read-only memories (ROMs) Two dimensional array of stored 1s and 0s  Input is an address  ROM decodes all.
ROM & PLA Digital Logic And Computer Design
4-1 Introduction Chapter # 4: Programmable and Steering Logic.
1 Building Larger Circuits Today: Combinational Building BlocksFirst Hour: Combinational Building Blocks –Section 4.1 of Katz’s Textbook –In-class Activity.
V - Combinational Logic Case Studies © Copyright 2004, Gaetano Borriello and Randy H. Katz 1 Combinational logic design case studies General design procedure.
Unit 8 Combinational Circuit Design and Simulation Using Gates Fundamentals of Logic Design by Roth and Kinney.
Chapter # 4: Programmable and Steering Logic
1 CSE370, Lecture 11 Lecture 11  Logistics  HW3 due now  Lab4 goes on as normal next week  Tuesday review 6pm, place TBD  Last lecture  "Switching-network"

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 8-1 Chapter # 4: Programmable and Steering Logic Section 4.2.
Decoder/Demultiplexer
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Computer Architecture From Microprocessors To Supercomputers
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Chapter # 4: Programmable Logic
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
DIGITAL SYSTEMS Programmable devices PLA-PAL Rudolf Tracht and A.J. Han Vinck.
Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.
74 Combinational Logic Design Process 1. Understand the Problem what is the circuit supposed to do? write down inputs (data, control) and outputs draw.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Chapter # 4: Programmable Logic
Transistors and Logic Circuits
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Lecture 9 Logistics Last lecture Today HW3 due Wednesday
ECE 434 Advanced Digital System L03
CPE/EE 422/522 Advanced Logic Design L02
Lecture Part A Combinational Logic Design & Flip Flop
Waveforms & Timing Diagrams
Combinational logic design case studies
Lecture 11 Logistics Last lecture Today HW3 due now
Part I Background and Motivation
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Implementation Strategies
Presentation transcript:

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-1 Chapter # 4: Programmable and Steering Logic Section 4.3, 4.4, 4.5, Design Examples

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-2 Combinational Logic Word Problems General Design Procedure 1. Understand the Problem what is the circuit supposed to do? write down inputs (data, control) and outputs draw block diagram or other picture 2. Formulate the Problem in terms of a truth table or other suitable design representation truth table or waveform diagram 3. Choose Implementation Target ROM, PAL, PLA, Mux, Decoder + OR, Discrete Gates 4. Follow Implementation Procedure K-maps, espresso, misII

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-3 Combinational Logic Word Problems Process Line Control Problem Statement of the Problem Rods of varying length (+/-10%) travel on conveyor belt Mechanical arm pushes rods within spec (+/-5%) to one side Second arm pushes rods too long to other side Rods too short stay on belt 3 light barriers (light source + photocell) as sensors Design combinational logic to activate the arms Understanding the Problem Inputs are three sensors, outputs are two arm control signals Assume sensor reads "1" when tripped, "0" otherwise Call sensors A, B, C Draw a picture!

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-4 Combinational Logic Word Problems Process Control Problem Where to place the light sensors A, B, and C to distinguish among the three cases? Assume that A detects the leading edge of the rod on the conveyor

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-5 Combinational Logic Word Problems Process Control Problem A to B distance place apart at specification - 5% A to C distance placed apart at specification +5%

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-6 Combinational Logic Word Problems Process Control Problem Truth table and logic implementation now straightforward 1st arm: "too long" = A B C (all three sensors tripped) 2nd arm: "in spec" = A B C' (first two sensors tripped)

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-7 Combinational Logic Word Problems Process Control Problem 1. Write the truth table implementation 2. Draw the circuit implementation. To complete design:

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-8 Combinational Logic Word Problems BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control signals for the display 4 inputs A, B, C, D 7 outputs C0 — C6 Block Diagram

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No. 9-9 Combinational Logic Word Problems BCD to 7 Segment Display Controller Formulate the problem in terms of a truth table Choose implementation target: if ROM, we are done don't cares imply PAL/PLA may be attractive Follow implementation procedure: hand reduced K-maps vs. espresso

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No To complete design: 1. Generate K-map for C1, C2, C3, C4, C5, C6 and minimize 2. Implement the circuitry using PLAs

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No Combinational Logic Word Problems Logical Function Unit Statement of the Problem: 3 control inputs: C0, C1, C2 2 data inputs: A, B 1 output: F

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No To complete design: 1. Generate the truth table for F 2. Implement the circuitry using NAND gates

Contemporary Logic Design Prog. & Steering Logic © R.H. Katz Transparency No HW#9 Chapter 4: Section 4.3, 4.4