Chapter 3. Advanced Hardware Fundamentals The various parts you will commonly find in an embedded-system circuit 발표일시 : 2003. 12. 29 발표자 : 채화영.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

I/O Organization popo.
Parul Polytechnic Institute
Dr. Rabie A. Ramadan Al-Azhar University Lecture 3
Programmable Interval Timer
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
9/20/6Lecture 3 - Instruction Set - Al1 The Hardware Interface.
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
I/O Unit.
Processor System Architecture
MICRO PROCESSER The micro processer is a multipurpose programmable, clock driven, register based, electronic integrated device that has computing and decision.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
1-1 Microprocessor Engineering Microprocessor Systems Microcontrollers Infineon 16-bit Processor Family  specifically 167CS microcontroller C Programming.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Read Chapter 3 (David E. Simon, An Embedded Software Primer)
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Architecture of the 8051 INTERNAL DATA BUS Oscillator & Timing Programmable I/O (32 Pins) 80C51 CPU 64K byte Expansion Control Serial I/O 4K Program Memory.
Microcontroller based system design
GURSHARAN SINGH TATLA PIN DIAGRAM OF 8085 GURSHARAN SINGH TATLA
Microcontroller: Introduction
INPUT-OUTPUT ORGANIZATION
Khaled A. Al-Utaibi  8086 Pinout & Pin Functions  Minimum & Maximum Mode Operations  Microcomputer System Design  Minimum Mode.
1 © Unitec New Zealand Embedded Hardware ETEC 6416 Date: - 10 Aug,2011.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
MICROPROCESSOR INPUT/OUTPUT
2006 Chapter-1 L3: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Hardware Elements in the Embedded.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 2.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
8254 Timer.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Computer Architecture Lecture 4 by Engineer A. Lecturer Aymen Hasan AlAwady 17/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
بسم الله الرحمن الرحيم MEMORY AND I/O.
The 8085 Microprocessor Architecture. What 8085 meant for? 80 - year of invention bit processor 5 - uses +5V for power.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Chapter Microcontroller
INTRODUCTION TO MICROPROCESSOR. Do you know computer organization? Arithmetic Logic Unit Memory Output Input Control Unit.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Computers Are Your Future Tenth Edition Inside the System Unit 1.
Information Technology INT1001 Lecture 2 1. Computers Are Your Future Tenth Edition Chapter 6: Inside the System Unit Copyright © 2009 Pearson Education,
Gandhinagar Institute of Technology
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
The 8085 Microprocessor Architecture
UNIT – Microcontroller.
I/O Memory Interface Topics:
The 8085 Microprocessor Architecture
BVM Engineering College Electrical Engineering Department : Microprocessor and Microcontroller Interfacing Interrupts of 8051 Prepared by:
Dr. Michael Nasief Lecture 2
E3165 DIGITAL ELECTRONIC SYSTEM
The Arduino Microcontroller: Atmel AVR Atmega 328
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Introduction to Microprocessors and Microcontrollers
Interfacing Memory Interfacing.
Operating Systems Chapter 5: Input/Output Management
Introducing the PIC Mid-Range Family and the 16F84A
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
The 8085 Microprocessor Architecture
8051 Micro Controller.
Presentation transcript:

Chapter 3. Advanced Hardware Fundamentals The various parts you will commonly find in an embedded-system circuit 발표일시 : 발표자 : 채화영

Contents  3.1 Microprocessors  3.2 Buses  3.3 Direct Memory Access  3.4 Interrupts  3.5 Other Common Parts  3.6 Built-Ins on the Microprocessor  3.7 A Last Word about Hardware

3.1 Microprocessors  Address Signal  Data Signal  READ/  Pulses low when it want to get data  WRITE/  Pulses low when it want to write data  Clock Signal Input Fig. 3.1 A Very Basic Microprocessor

3.1 Microprocessors(cont.)  Microprocessor and microcontroller  Microprocessor = small and slow microprocessor + limited or no capability for using RAM and ROM + pins ( pins can be set high or low or sensed directly by software) → There’s just small difference between them

3.2 Buses Microprocessor can address 64K of memory The size of ROM and RAM : 32K READ/ - OE/ (Output enable) WRITE/ - WE/ Address Bus  Group of address signals Data Bus  Group of data signals A15 signals  Decide which of two chips- ROM or ROM Fig 3.2 A Very Basic Microprocessor System

3.2 Buses(cont.)  Example  Microprocessor tries to read from address 0x A15 : 1 → ROM : high, disabled RAM : low(inverter), enabled RAM sees only 0x

3.2 Buses(cont.)  Additional Devices on the Bus  Microprocessor should share same bus with additional devices  Memory mapping : the device look like more memory to the microprocessor  Two address space was supported (Memory and I/O address space) I/OSelected chip LowMemory address space highI/O address space

3.2 Buses(cont.) I/OA19Enabled device Address Range low MEMEN/ 0x x7ffff highHighDV1 0x x800ff LowHighDV2 0x x80007 Fig 3.4 Memory Mapping and the I/O Address Space

3.2 Buses(cont.)  Bus Handshaking 1.No Handshaking  Engineer must select parts for the circuit that can keep up with the microprocessor  Buy a microprocessor that is slow enough that it won’t get ahead of the other parts

3.2 Buses(cont.) 2.Wait Signals This signal is that the memory can use to extend the bus cycle as needed. Need to build the circuitry to drive the wait signal correctly – time and cost problem Fig 3.5 Bus Handshaking with a Wait Signal

3.2 Buses(cont.) 3.Wait State (and Performance) Wait State Generator is responsible for it Use different numbers of wait states for different parts of the address space - Microprocessor can handle with various devices in the system

3.2 Buses(cont.) Fig 3.6 The Microprocessor Clock Times the Bus

 DMA(Direct Memory Access)  all without software assistance and the associated overhead  Two Problem 1.DMA can’t drive address and data signal at the same time as the microprocessor is driving those signals 2.How does the DMA know when it should transfer a second byte? 3.3 Direct Memory Access I/OMemory WRITE READ

3.3 Direct Memory Access(cont.)  Problem 1 Fig3.8 Architecture of a System with DMAFig 3.9 DMA Timing

 Problem2 1.Edge trigger: DMA will transfer a byte whenever it sees a rising edge on DMAREQ 2.level trigger : DMA will transfer bytes as long as DMAREQ remains high 3.3 Direct Memory Access(cont.)

 Alternative way to make DMA work Fig3.10 Architecture of a System with DMAFig 3.11 DMA Timing

3.4 Interrupts  Interrupt  it is told to stop doing what it is doing and execute interrupt routine.  IRQ(Interrupt Request)  The signal tells the microprocessor that it is time to run the interrupt routine

3.4 Interrupts(cont.) Fig 3.12 Interrupt Connections

3.5 Other Common Parts  Universal Asynchronous Receiver/Transmitter and RS-232  Convert data to and from a serial interface  Microprocessor → some more memory, need external circuitry for CE/ of UART  Run at odd rates : MHz  TXD, RXD, RTS(Request To Send), CTS(Clear To Send)

3.5 Other Common Parts(cont.)  Registers  Used to control UART, to send data to and to received from UART  Register for write bytes  Receiving bytes  Indicating error condition on received characters  Telling The UART when to interrupt

3.5 Other Common Parts(cont.) Fig 3.13 A System with a UART

3.5 Other Common Parts(cont.)  Programmable Array Logic  Build more or less any small glue circuit you want  Have 10 to 20 pins and array of gates called PALs(Programmable Array Logic)

3.5 Other Common Parts(cont.) Fig 3.14 A Circuit with a PAL In It

3.5 Other Common Parts(cont.) Declarations // declare a device name AddrDecode DEVICE 'P22V10' "INPUTS“// declare input port A15 PIN 1 A14 PIN 2 iClk PIN 3 "OUTPUT“// declare output port !RamCe PIN 19 !UartCe PIN 18 !RomCe PIN 17 Wait PIN 16 Wait2 PIN 15 Equations// conditions of enabling chips RamCe = A15 RomCe = !A15 * !A14 UartCe = !A15 * A14 Wait.CLK = iClk// be evaluated when the rising edge of iClk Wait2.CLK = iClk Wait := (RomCe + UartCe) * !Wait2// output signal change as soon as input signals change Wait2 := Wait * !Wait2 end AddrDeode

3.5 Other Common Parts(cont.) Wait := (RomCe + UartCe) * !Wait2 Wait2 := Wait * !Wait2 Fig 3.16 PAL Timing

3.5 Other Common Parts(cont.)  ASICs(Application-Specific Integrated Circuits)  Microprocessor core + peripherals + glue circuitry  FPGAs(Field-Programmable Gate Arrays):  A large number of gates + connections

3.5 Other Common Parts(cont.)  Watchdog Timers  Contains a timer that expires after a certain interval unless it is restarted.  If the timer is expire, the presumptions is that software failed to restart it  Generate RESET/ signal and send it to microprocessor

3.5 Other Common Parts(cont.) Fig 3.18 Typical Use of a Watchdog Timer

3.6 Built-Ins on the Microprocessor  Each auxiliary circuit is controlled by writing values to a small collection of registers  Timer  A counter that counts the number of microprocessor clock cycles  Then cause an interrupt when the count expires  DMA  Since a DMA channel and the microprocessor contend for the bus, certain process are simplified

3.6 Built-Ins on the Microprocessor(cont.)  I/O pins  Used for any number of purposes  Turning LEDs on or off  Resetting a watchdog timer  Reading from a one-pin or two-pin EEPROM  Address Decoding  A handful of chip enable output pins that can be connected directly to the other chips  Memory Caches and Instruction Pipelines  Caches : small, extremely fast memory  Instruction Pipelines : a kind of caches for instruction.

3.6 Built-Ins on the Microprocessor(cont.) Fig 3.19 Uses for I/O Pins

3.7 A Last Word about Hardware  Cost  every copy of the hardware costs money- endeavor to eliminate a tiny parts  Space  portable, wearable, concealable  Power  more power -> a larger power supply  Heat  every additional part -> additional heat  Fast  clever software is better way