Doc.: IEEE 802.11-14/0717r0 SubmissionSlide 1 LDPC for IEEE802.11aj(45GHz) Date: 2014-05-20 Authors: May 2014 NameAffiliationsAddressPhoneEmail Liguang.

Slides:



Advertisements
Similar presentations
Doc.: IEEE /0111r0 Zhanji Wu, et. Al. December 2012 Submission A Physical-layer Network Coding Relay scheme for IEEE Date: Authors:
Advertisements

Preamble for 120MHz Date: Authors: Nov, 2010 Month Year
Error Control Code.
Doc.: IEEE /148 Submission March 2001 J. Lauer, C. Hansen, R. Gubbi, M. Fischer, BroadcomSlide 1 Interleaving for Reed Solomon Coding for the.
Data and Computer Communications Tenth Edition by William Stallings Data and Computer Communications, Tenth Edition by William Stallings, (c) Pearson Education.
Doc.: IEEE /0346r0 Submission March 2015 Encoding for control PHY Date: Authors: Slide 1 Liguang Li (ZTE Corp.) NameAffiliationsAddressPhone .
Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.
1 Channel Coding in IEEE802.16e Student: Po-Sheng Wu Advisor: David W. Lin.
Arbitrary Bit Generation and Correction Technique for Encoding QC-LDPC Codes with Dual-Diagonal Parity Structure Chanho Yoon, Eunyoung Choi, Minho Cheong.
Cooperative Multiple Input Multiple Output Communication in Wireless Sensor Network: An Error Correcting Code approach using LDPC Code Goutham Kumar Kandukuri.
Doc.: IEEE / 710r0 Submission May 2015 Variable Length Guard Interval for 45GHz Date: Authors: NameAffiliationsAddressPhone Feng.
Low Density Parity Check Codes LDPC ( Low Density Parity Check ) codes are a class of linear bock code. The term “Low Density” refers to the characteristic.
CSI Feedback for MIMO-OFDM Transmission in IEEE aj (45 GHz)
Doc.:IEEE /0206r0 Submission January 2015 Shiwen He, Haiming Wang Pilot Design for OFDM PHY for aj(45 GHz) Authors/contributors: Date:
Doc.: IEEE /1387 r0 Submission November 2014 Packet Encoding Solution for 45GHz Date: Authors: NameAffiliationsAddressPhone Liguang.
Doc.: IEEE /1399r0 Submission November 2014 Multi-Carrier Training Field for OFDM Transmission in aj (45GHz) Authors/contributors: Date:
Block-LDPC: A Practical LDPC Coding System Design Approach
Doc.: IEEE /992 Submission September, 2004 Victor Stolpman et. al Irregular Structured LDPC Codes and Structured Puncturing Victor Stolpman, Nico.
1 Channel Coding (II) Cyclic Codes and Convolutional Codes.
Application of Finite Geometry LDPC code on the Internet Data Transport Wu Yuchun Oct 2006 Huawei Hisi Company Ltd.
Doc.: IEEE / 0710r1 Submission May 2015 Gigaray Communication Variable Length Guard Interval for 45GHz Date: Authors: NameAffiliationsAddressPhone .
Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.
Doc.: IEEE /0227r0 Submission Nov 2006 Wu Yu-Chun, Huawei HisiSlide 1 Beacon Sync Frame Proposal for the IEEE P Wireless RANs Date:
Distributed computing using Projective Geometry: Decoding of Error correcting codes Nachiket Gajare, Hrishikesh Sharma and Prof. Sachin Patkar IIT Bombay.
A Novel technique for Improving the Performance of Turbo Codes using Orthogonal signalling, Repetition and Puncturing by Narushan Pillay Supervisor: Prof.
§6 Linear Codes § 6.1 Classification of error control system § 6.2 Channel coding conception § 6.3 The generator and parity-check matrices § 6.5 Hamming.
Doc.: IEEE /1401r0 Submission November 2014 Slide 1 Shiwen He , Haiming Wang Quasi-Orthogonal STBC for SC-PHY in IEEE aj (45GHz) Authors/contributors:
Part 1: Overview of Low Density Parity Check(LDPC) codes.
Doc.: IEEE /1398r0 Submission November 2014 Slide 1 Shiwen He, Haiming Wang Preamble Sequence for IEEE aj (45GHz) Authors/contributors:
Semi-Parallel Reconfigurable Architecture for Real-time LDPC decoding Karkooti, M.; Cavallaro, J.R.; Information Technology: Coding and Computing, 2004.
Doc.: IEEE /992r1 Submission September, 2004 Victor Stolpman et. al Irregular Structured LDPC Codes and Structured Puncturing Victor Stolpman,
August 2004 doc.: IEEE /0951r1 Submission S. Coffey, et al., WWiSE group Slide 1 WWiSE Group Partial Proposal on Turbo Codes August 13, 2004 Airgo.
Doc.: aj SubmissionSlide 1 LDPC Coding for 45GHz Date: Authors: July 2014 NameAffiliationsAddressPhone Liguang LiZTE CorporationShenzhen.
Doc.: IEEE /1289r0 Submission November 2015 Thomas Handte, SonySlide 1 Non-Uniform Constellations for 1024-QAM Date: 2015/11/08 Authors:
Doc.: IEEE /1243r0 SubmissionSlide 1 Preamble for 120MHz Date: Authors: Sun Bo, ZTE Corporation Nov, 2010.
Doc.: IEEE /0205r0 Submission Jan 2015 Shiwen He, Haiming Wang Slide 1 Time Domain Multiplexed Pilots Design for IEEE802.11aj(45 GHz) SC PHY Authors/contributors:
Doc.: IEEE /1086r0 SubmissionSlide 1 Date: Authors: Improved Virtual Carrier Sensing Mechanism for 45GHz Sep ZTE Corp.
Doc.: IEEE /0779r0 Submission Guixia Kang, BUPT July 2010 VHT-LTF Design for IEEE802.11ac Slide 1 Date: Authors:
Doc.: IEEE / n Submission March 2004 PCCC Turbo Codes for IEEE n B. Bougard; B. Van Poucke; L. Van der Perre {bougardb,
Doc.: IEEE /1364r2 Submission Distributed Timeslot Allocation (DTA) Mechanism for aj (60GHz) Authors/contributors: Date: Presenter:
Simulation of Finite Geometry LDPC code on the Packet Erasure channel Wu Yuchun July 2007 Huawei Hisi Company Ltd.
Overview of MB-OFDM UWB Baseband Channel Codec for MB-OFDM UWB 2006/10/27 Speaker: 蔡佩玲.
Doc.: IEEE /0022r0 Submission January 2007 Wu Yu-Chun, Huawei HisiSlide 1 Enhanced Beacon Sync Frame for the IEEE P Wireless RANs.
1 Aggregated Circulant Matrix Based LDPC Codes Yuming Zhu and Chaitali Chakrabarti Department of Electrical Engineering Arizona State.
Length 1344 LDPC codes for 11ay
WWiSE Group Partial Proposal on Turbo Codes
EDMG Header-B Encoding and Modulation for SC PHY in 11ay
Variable Length LDPC Codes for 45GHz
Q. Wang [USTB], B. Rolfe [BCA]
LDPC Coding for 45GHz Date: Authors: September 2014
DIP 2005 Final Project Proposal
MCS 1 LDPC Encoding Method Modification in 11ay
Rate 7/8 LDPC Code for 11ay Date: Authors:
Rate 7/8 (1344,1176) LDPC code Date: Authors:
Progress report of LDPC codes
LDPC for MIMO Systems July 8, 2004 Jianuxan Du,
High Throughput LDPC Decoders Using a Multiple Split-Row Method
ST Microelectronics LDPCC Partial Proposal-Key Points
Information Redundancy Fault Tolerant Computing
Variable Length Ldpc Codes for 45GHz
<month year> doc.: IEEE /125r0 August 2004
Irregular Structured LDPC Codes and Structured Puncturing
Low-Density Parity-Check Codes
Preamble for 120MHz Date: Authors: Nov, 2010 Month Year
STBC in Single Carrier(SC) for IEEE aj (45GHz)
Header-A Definition for EDMG Control Mode
Header-A Definition for EDMG Control Mode
Comparisons of HARQ transmission schemes for 11be
Comparisons of HARQ transmission schemes for 11be
LDPC Tone Mapping for IEEE aj(45GHz)
Presentation transcript:

doc.: IEEE /0717r0 SubmissionSlide 1 LDPC for IEEE802.11aj(45GHz) Date: Authors: May 2014 NameAffiliationsAddressPhone Liguang LiZTE Corporation Shenzheng China Jun XuZTE Corporation Shenzheng China Zhifeng YuanZTE CorporationShenzheng China Weimin XingZTE Kaibo TianZTE Shiwen HESoutheast University (SEU) Nanjing China Haiming WANG Southeast University (SEU) Nanjing China ZTE Corp.

doc.: IEEE /0717r0 Submission Background LDPC have been used in several IEEE standards, it can provide high performance with low complexity by using different code rates and code lengths –In n/ac, 12 check matrixes were used, supporting 4 code rates and 3 code lengths. –In ad,, 4 check matrixes were used, supporting 4 code rates and fixed code length. –In e, 6 check matrixes were used, supporting 4 code rates and 19 code lengths. Slide 2 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission Background Decoding algorithm of LDPC – Probability domain BP decoding algorithm – Log-domain BP decoding algorithm – min-sum decoding algorithm Decoder architecture – Ordinary decoder: High complexity, more iteration, low throughput – Layered decoder: High complexity, less iteration, moderate throughput, wide used Slide 3 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission The issues of ad LDPC Address conflict will occur in the pipeline decoder – no relevance between the two adjacent elements unequal to -1 in one column of base matrix. High complexity interleaver and deinterleaver. – all the elements which are not equal to -1 in the same column of different base matrixes are random, so complexity Banyan decoding network is needed. More cyclic shift operation is needed – the check part of base matrix is not strictly lower triangular matrix Slide 4 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission Proposed LDPC base matrix Feature – Most of elements unequal to -1 are even address conflicts can be avoided and decoding clock will be saved. – All the elements unequal to -1 in the same column of different base matrixes are from a set with 4 elements Low complexity fixed network can be used instead of Banyan network – The first element unequal to -1 of every column is equal to zero. Less cyclic shift operation – The check parts of all base matrix are strictly lower triangular matrix. Less cyclic shift operation Slide 5 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission Proposed base matrix Slide 6 May 2014 ZTE –The code size n=672, and the four code rates are r 0 =1/2, r 1 =5/8, r 2 =3/4 and r 3 =13/16 respectively, the number of systematic bits corresponding to the four code rates is k 0 =336, k 1 =420, k 2 =504 and k 3 =546 respectively, and the expansion factor z=42. –r 0 =1/2 : –r 1 =5/8 :

doc.: IEEE /0717r0 Submission Proposed base matrix Slide 7 May 2014 –r 0 =3/4 : –r 1 =13/16 : ZTE Corp.

doc.: IEEE /0717r0 Submission Signaling field coding Why the signaling field coding need special designed –The lowest code rate should be used for signaling field to maintain a robust reception –The signaling bits is much less than the systematic bits of the one LDPC code word Slide 8 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission Proposed Signaling field Coding Slide 9 May 2014 Encoding the signaling field with 72 bits –the signaling bits can be shown as The length of and are 30 and 42 respectively. –the signaling bits repeat once and is encoded to generate the parity sequence with length of 336 bits by using rate 1/2 LDPC code with the element of base matrix. –The mother codeword is. And the sequence of first 1024 bits of three copies of is LDPC code output. –The location of, and in the base matrix show as: ZTE Corp.

doc.: IEEE /0717r0 Submission Proposed Signaling field Coding Slide 10 May 2014 ZTE Encoding the Signaling field with 40 bits –the signaling bits can be shown as –the signaling bits repeat once and is encoded to generate the parity sequence with length of 336 bits by using rate 1/2 LDPC code base matrix. –The mother codeword is. And the sequence of first 672 bits of three copies of is LDPC code output. –The location of and in the base matrix show as:

doc.: IEEE /0717r0 Submission Conclusion We proposed a new LDPC base matrix for group discussion The advantage of the base matrix is that – Most of elements unequal to -1 are even, which is good for LDPC pipeline decoder. – All the elements unequal to -1 in the same column of different base matrixes are from a set with 4 elements, and the first element unequal to -1 of every column is equal to zero. Low complexity of cyclic shift network. – The check parts of all base matrix are strictly lower triangular matrix. Low complexity of LDPC encoder. We also design the signaling field coding procedure using the proposed LDPC base matrix. Slide 11 May 2014 ZTE Corp.

doc.: IEEE /0717r0 Submission References 1.IEEE Std ad 2.“ aj-phy-sig-frame-structure-for-ieee aj-45ghz” 3.“Rate=5/6 LDPC Coding for OFDMA PHY”, C80216e-05_066r2 , Robert Xu, etc “High Girth LDPC Coding for OFDMA PHY”, IEEE C80216e-05_126r1 , Robert Xu, 6.Mansour, M.M.; Shanbhag N.R. "A 640-Mb/s 2048-Bit Programmable LDPC Decoder Chip", IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp , Mar T. Zhang and K. K. Parhi, "Joint (3,k)-Regular LDPC Code and Decoder/Encoder Design", IEEE Transactions on Signal Processing vol. 52, no. 4, pp , April, 2004 Slide 12 ZTE Corp. May 2014