Presentation is loading. Please wait.

Presentation is loading. Please wait.

Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089.

Similar presentations


Presentation on theme: "Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089."— Presentation transcript:

1 Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089

2 Equator BSP-15 video centric SoC 2 Equator BSP-15 Video-centric SoC Based on a high-performance VLIW (very-long- instruction-word) core and optimized for video processing BSP-15 (Broadband Signal Processor) chips delivers up to 50 billions of operations per second (GOPS) of video processing power, highest performance of total video processing output, single- chip, video-centric SOC device. It targets high-end, high-performance applications such as digital head-end systems.

3 Equator BSP-15 video centric SoC 3 Equator BSP-15 Video-centric SoC cont’d BSP-15 chips are 100% programmable in C/C++  Enabling rapid deployment and field upgradeability of new applications and devices.  A software programmable BSP-15 chip can replace multiple fixed-function ASICs, thereby reducing both complexity and cost of system designs.  Equator's video-centric SoC solutions are available for digital media, digital video communications and video security and surveillance applications.

4 Equator BSP-15 video centric SoC 4 VLIW Architecture The key to higher performance in microprocessors for a broad range of applications is the ability to exploit fine-grain, instruction-level parallelism. Some methods for exploiting fine-grain parallelism include:  pipelining  multiple processors  superscalar implementation  specifying multiple independent operations per instruction

5 Equator BSP-15 video centric SoC 5 VLIW compared to CISC and RISC

6 Equator BSP-15 video centric SoC 6 BSP Architecture The BSP-15 processor, a four-issue, superpipelined VLIW (very-long-instruction-word) architecture, includes: Four integer ALUs, Two 64-bit SIMD ALUs and Two 128-bit SIMD (single-instruction-multiple- data) ALUs. The processor has 32 1-bit predicate registers, Eight 128-bit registers and 128 32-bit registers, which it can pair into 64-bit registers.

7 Equator BSP-15 video centric SoC 7 BSP Architecture cont’d The BSP-15 processor family targets video- and image-processing applications and is backward-compatible with Equator’s MAP-CA chips. The BSP-15 supports as many as 50 billion operations/sec, 8 billion MACs/sec, 16 billion SAD (sum of absolute differences)/sec, and as many as six MPEG-2 D1 decodes.

8 Equator BSP-15 video centric SoC 8 BSP Architecture cont’d

9 Equator BSP-15 video centric SoC 9 Programming Model The execution of a parallel application consists of a sequence of stages (supersteps) separated by boundaries (synchronization points). BSP, does not have abstractions for dynamic resource control and data distribution.

10 Equator BSP-15 video centric SoC 10 Supported Peripherals Integrated peripheral interfaces include a IIC (inter-IC) serial-I/O- bus-control port Flash-ROM controller S/PDIF (IEC958) and IIS serial-audio I/O ports An 8-bit ITU-T BT.656 video-encoder-output port and Control signals for an external-video VCXO timing-control loop for MPEG transport-clock recovery. The programmable SVGA-display refresh controller provides 24- bit (8 bits times three), 135-MHz digital-to-analog conversion. The device also includes two multipurpose ports, each of which can function as an ITU-R BT.656 video-decoder-input port or a transport-channel-interface port.

11 Equator BSP-15 video centric SoC 11 Development Tools Version 6.0 of Equator’s iMMediaTools software-development tool kit allows designers to develop and deploy videocentric applications with the BSP-15 chip running Linux. Equator and its software partners offer a range of video and codecs, including MPEG-2, MPEG-4, H.263, H.264, MJPEG, Windows Media 9 Series, RealVideo9, DivX, MP3, AC3, AAC, and other proprietary, low-bit-rate, streaming-video codecs. They also offer reference designs for digital-security and surveillance applications, including digital-video-recorder, IP- camera, motion-detection, motion-tracking, biometrics, and camera-steadying applications.

12 Equator BSP-15 video centric SoC 12 Possible operating systems Unlike traditional DSP chips that run only media codecs, a single BSP-15 chip can handle all systems software needs — from media codecs to interactive TV middleware to virtual machine for Java and operating systems like Linux — eliminating the need for an additional processor and its cost.

13 Equator BSP-15 video centric SoC 13 Applications Equator's video-centric SoC solutions are available: for digital media digital video communications and video security and surveillance applications

14 Equator BSP-15 video centric SoC 14 Bibliography http://www.dicas.de/news2004 http://findarticles.com/p/articles/mi_m0EIN/is_2003_Oct_6/ai_10856598 5 http://findarticles.com/p/articles/mi_m0EIN/is_2003_Oct_6/ai_10856598 5 http://www.mediabolic.com/press/item.php?id=238 http://www.ninelanes.com/product/mainboard.asp http://www.pacemicro.com/americas/newsroom/pacenewsitem.asp?id= 10178 http://www.pacemicro.com/americas/newsroom/pacenewsitem.asp?id= 10178 http://www.embeddedstar.com/press/content/2003/10/embedded10789. html http://www.embeddedstar.com/press/content/2003/10/embedded10789. html http://www.on2.com/company/news-room/press-releases/?id=194 http://www.businesswire.com/cgi- bin/cb_headline.cgi?&story_file=bw.032603/230855163&directory= http://www.businesswire.com/cgi- bin/cb_headline.cgi?&story_file=bw.032603/230855163&directory http://linuxdevices.com/news/NS8549023902.html http://www.edn.com/article/CA286246.html

15 Equator BSP-15 video centric SoC 15


Download ppt "Equator BSP-15 Video- centric SoC By Anastasia Christou Reg. No. : 93089."

Similar presentations


Ads by Google