Presentation is loading. Please wait.

Presentation is loading. Please wait.

Spring 08, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Verification and Optimization Vishwani D.

Published by Modified over 8 years ago

Similar presentations

Presentation on theme: "Spring 08, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Verification and Optimization Vishwani D."— Presentation transcript:

1 Spring 08, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Verification and Optimization Vishwani D. Agrawal James J. Danaher Professor ECE Department, Auburn University, Auburn, AL 36849 vagrawal@eng.auburn.edu http://www.eng.auburn.edu/~vagrawal/COURSE/E7770_Spr08/course.html

2 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)2 Proof of Correctness  Static timing analysis proves the timing correctness. That is, the circuit is guaranteed to work at the clock rate determined by the critical path.  But the circuit may also work correctly at faster speeds.  Because the critical path identified by STA (static timing analysis) may be a “false path”.  STA overestimates the delay of the circuit.

3 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)3 False and True Paths  A false path cannot propagate an event and hence cannot affect the timing of the circuit. False paths are dynamically unsensitizable.  Dynamically sensitizable path (true path): All off-path inputs must settle down to their non-controlling values when the event propagates through the path. 1 z y a b c d e f 1 1 2 3 4 0 1 0 11 1 True path of length 4 True path of length 3

4 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)4 Static Sensitization of Path  Static sensitization of path: All off-path inputs can be set to their non-controlling values.  Longest path in the following example is statically unsensitizable. Such paths are often referred to, though not correctly (why?), as false paths. 1 z y a b de f 1 1 2 3 4 0 1 False path of length 4 True path of length 3 1 11

5 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)5 An Example  Statically unsensitizable (false) path.  P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design, Springer, 1991. g a b d e f 0 0 1 1 c 1 False path of delay 3 1 1 0

6 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)6 Example (Cont.)  Another statically unsensitizable false path.  P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design, Springer, 1991. g a b d e f 1 0 1 1 c 1 False paths of delay 3 1 0 0

7 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)7 Example (Cont.)  Paths are dynamically sensitizable and will affect the timing if both are together faulty.  P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design, Springer, 1991. g a b d e f 0 1 1 c 1 False paths of delay 3 1 2 3

8 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)8 Static Sensitization Condition Off-path inputs x y z There must exist an input vector (PI) that satisfies the following conditions: ∂y/∂x = 1, ∂z/∂y = 1,... Where ∂y/∂x = y(x=1, PI)  y(x=0, PI) is Boolean difference

9 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)9 An ATPG Method x y z Stuck-at-0 Path is false if this fault is redundant

10 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)10 Optimism and Pessimism Dynamically sensitizable paths Statically sensitizable Paths (optimistic) Structural paths analyzed by STA (pessimistic)

11 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)11 Theorem 1  Every statically sensitizable path is dynamically sensitizable.  Proof: Since a vector exists to sensitize the path, if that vector does not specify the path input, then toggling the primary input at the origin of the path will propagate an event through the path.  P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design, Springer, 1991, p. 35.

12 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)12 Theorem 2  The longest path in a circuit is dynamically sensitizable iff it is statically sensitizable.  Proof: Because this is the longest path, all off- path inputs will settle to their sensitizing values at the inputs of any gate before the on-path event propagates through that gate.  P. C. McGeer and R. K. Brayton, Integrating Functional and Temporal Domains in Logic Design, Springer, 1991, p. 37.

13 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)13 Proof of Theorem 2  Case 1: Static sensitization does not specify the value at the path origin.  Toggling the path origin will propagate an event through the path causing dynamic sensitization.  Example: 1010 Statically sensitized path A 01 or 10 here will propagate through the path

14 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)14 Proof of Theorem 2 (Cont.)  Case 2: Static sensitization specifies the value at the path origin.  Toggling the path origin will propagate an event through the path causing dynamic sensitization because the event on the longest path will see all gates sensitized through shorter paths.  Example: 0101 Statically sensitized path This event propagated through longest path Apply 01 event here Shorter path sets this to 1 before the event arrives on the longest path 01

15 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)15 Proof of Theorem 2 (Cont.)  Case 3: Longest path is statically unsensitizable.  Toggling the path origin will not propagate any event through the path. Toggling other input only dynamically sensitizes shorter path.  Example: 01 Statically unsensitizable path This event did not propagate through longest path Apply 01 events Shorter path sets this to 1 before the event arrives on the longest path 01

16 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)16 Speeding Up a Circuit a 2 2 2 w u v x y z a w u v x y z 0 1 2 3 4 5 6 7 time 2 2 3 False path

17 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)17 Speeding Up a Circuit a 2 2 2 w u v x y z a w u v x y z 0 1 2 3 4 5 6 7 time 2 2 3 False path

18 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)18 Speeding Up a Circuit a 2 2 2 w u v x y z a w u v x y z 0 1 2 3 4 5 6 7 time 2 2 1 Reducing the delay of a false path can increase circuit delay.

19 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)19 Speeding Up a Circuit a 2 2 2 w u v x y z a w u v x y z 0 1 2 3 4 5 6 7 time 2 2 1 False path

20 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)20 A Delay Optimization Algorithm  REDUCE_DELAY (Circuit graph (V, E), ε) Repeat { Compute critical paths and critical delay Δ Set output data ready time to Δ Compute slacks U = vertex subset with slack < ε W = select vertices in U Apply transformation to vertices in W } until (no transformation can reduce Δ) }  G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994, p. 427.

21 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)21 Example of a Transformation (1) 2 2 2 2 2 1 1 1 Δ = 11 a b c d e g x y x = a’ + b’ + c’ + d’ + e’ 3

22 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)22 Example of a Transformation (2) 2 2 2 2 2 1 1 1 Δ = 11 a b c d e g x y x = a’ + b’ + c’ + d’ + e’, all inputs are symmetric. 3 Isolate and resynthesize

23 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)23 Example of a Transformation (3) 2 2 2 2 2 21 1 1 1 Δ = 8 x y d b c a e g 3 x = a’ + b’ + c’ + d’ + e’, a and d are interchanged.

24 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)24 32-bit Ripple-Carry Adder FA0 FA1 FA2 FA31 c0 a0 b0 a1 b1 a2 b2 a31 b31 sum0 sum1 sum2 sum31 c31

25 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)25 One-bit Full-Adder Circuit ai bi XOR AND XOR AND OR ci sumi Ci+1 FAi

26 Spring 08, Feb 6ELEC 7770: Advanced VLSI Design (Agrawal)26 Speeding Up the Adder 16-bit ripple carry adder a0-a15 b0-b15 cin sum0-sum15 16-bit ripple carry adder a16-a31 b16-b31 0 16-bit ripple carry adder a16-a31 b16-b31 1 Multiplexer sum16-sum31, c31 0 1 This is a carry-select adder

Download ppt "Spring 08, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Verification and Optimization Vishwani D."

Similar presentations

10/4-6/05ELEC 5970-001/6970-001 Lecture 111 ELEC 5970-001/6970-001(Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/4-6/05ELEC / Lecture 111 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Timing Analysis - Delay Analysis Models

Timing Analysis - Delay Analysis Models
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Timing Analysis.

Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Timing Analysis.
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL 36849 Hillary Grimes & Vishwani D. Agrawal.

1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
1 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay tests  Non-robust test  Robust test  Five-valued.

1 Lecture 20 Delay Test n Delay test definition n Circuit delays and event propagation n Path-delay tests  Non-robust test  Robust test  Five-valued.
Spring 07, Apr 10, 12 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Constraint Graph and Performance Optimization.

Spring 07, Apr 10, 12 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Constraint Graph and Performance Optimization.
Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.

Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.
CSE-221 Digital Logic Design (DLD)

CSE-221 Digital Logic Design (DLD)
Spring 07, Feb 13 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Binary Decision Diagrams Vishwani D. Agrawal James.

Spring 07, Feb 13 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Binary Decision Diagrams Vishwani D. Agrawal James.
Fall 2006, Oct. 31, Nov. 2 ELEC 5270-001/6270-001 Lecture 10 1 ELEC 5270-001/6270-001(Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:

Fall 2006, Oct. 31, Nov. 2 ELEC / Lecture 10 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits Power Analysis:
Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.

Spring 08, Apr 1 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Testability Measures Vishwani D. Agrawal James.
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 08, Jan 31.. ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Simulation and STA Vishwani D. Agrawal.

Spring 08, Jan 31.. ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Timing Simulation and STA Vishwani D. Agrawal.
Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.
CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Winter 2004 Lecture 4.

CSE 246: Computer Arithmetic Algorithms and Hardware Design Instructor: Prof. Chung-Kuan Cheng Winter 2004 Lecture 4.
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.

Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.
Spring 08, Feb 28 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Retiming Vishwani D. Agrawal James J. Danaher.

Spring 08, Feb 28 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Retiming Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 23 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Moore’s Law Vishwani D. Agrawal James J. Danaher.
10/25/2007 ITC-07 Paper 26.31 Delay Fault Simulation with Bounded Gate Delay Model Soumitra Bose Design Technology, Intel Corp. Folsom, CA 95630 Hillary.

10/25/2007 ITC-07 Paper Delay Fault Simulation with Bounded Gate Delay Model Soumitra Bose Design Technology, Intel Corp. Folsom, CA Hillary.
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.

Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.

Similar presentations

Ads by Google