Presentation is loading. Please wait.

Presentation is loading. Please wait.

LINAC 4 – LLRF ELECTRONICS UPDATE BCC-42 A.K. Bhattacharyya, A. Butterworth, F. Dubouchet, J. Molendijk, T. Mastoridis, J. Noirjean(reporter), D. Stellfeld,

Similar presentations


Presentation on theme: "LINAC 4 – LLRF ELECTRONICS UPDATE BCC-42 A.K. Bhattacharyya, A. Butterworth, F. Dubouchet, J. Molendijk, T. Mastoridis, J. Noirjean(reporter), D. Stellfeld,"— Presentation transcript:

1 LINAC 4 – LLRF ELECTRONICS UPDATE BCC-42 A.K. Bhattacharyya, A. Butterworth, F. Dubouchet, J. Molendijk, T. Mastoridis, J. Noirjean(reporter), D. Stellfeld, D. Valuch, P.Baudrenghien, G.Hagmann, L.Arnaudon, T.Levens J.Noirjean /24.01.2013 1

2 Outline LLRF Electronics status TunerLoop module Clock Distributor module Switch & Limit module Cavity Loop module Reference Line Chopper modules(not covered in this presentation) LLRF Controls Cheburaschka tool FESA classes Tuner Loop lab test Expert user application Summary J.Noirjean /24.01.2013 2

3 LLRF Electronics status – Tuner Loop module J.Noirjean /24.01.2013 3 -Current version 2 (HW & FW) operational for test in 3MeV Test stand -Components in stock for series production -Version 3 needed for series production Designer: J.Noirjean 8 RF channels FFT’s

4 LLRF Electronics status – Clock Distribution module J.Noirjean /24.01.2013 4 -Version 3 (HW & FW) operational for 3 MeV Test Stand -Components in stock for series production -Version 4 needed for series production Concept: J.Molendijk Designer: J.Noirjean/J.Lolleriou Phase noise of the RF signal (via on-board ADC data acquisition)

5 LLRF Electronics status – Switch and Limit module J.Noirjean /24.01.2013 5 -Version 2 (HW & FW) operationnal for 3 Mev Test Stand -Components in stock for series production -Version 3 needed for series production Designer: G.Hagmann

6 LLRF Electronics status – Cavity Loop J.Noirjean /24.01.2013 6 -SPS TWC 800 MHz version produced and under-test -Design needs to be adapted to Linac 4 (Add a RF channel input, change ADC’s, BPF filter) SPS TWC800 MHz type board main functionalities: -4 x RF channels inputs -2 fast link optical tranceivers (2 GBps) -2 x 2 MWords(32 bits) on-board memory -1 x RF output( Quadrature modulator/BW 300- 1000 Mhz) SPS TWC800 designer: G.Hagmann Linac4 designer: J.Noirjean

7 LLRF Electronics status – Reference Line J.Noirjean /24.01.2013 7 - Reference line and couplers installed and tested - 200 W amplifier delivered - Cabling between tunnel and surface installed Designer: D.Valuch

8 Features  Describes the FPGA register memory map  Displays the memory in a web browser  Generates drivers  Generates skeleton FESA class  Generates the FPGA VHDL control registers  Will generate the standard acquisition memory FESA class controller  XML memory accessible via Python LLRF Controls – Cheburaschka tool J.Noirjean /24.01.2013 8 BE-RF-CS, A.Pashnin,A.Rey

9 LLRF Control – FESA classes J.Noirjean /24.01.2013 9 Tuner Loop FESA class: -Skeleton ok -MCI communication ok -Acquisition memory -> to be done -Test with RFQ PLC(J.Marques) -> to be done Clock Distribution FESA class: -Skeleton -> to be done -Acquisition memory -> to be done Switch and Limit FESA class: -Skeleton ok -Merge of skeleton with the previous FESA functionalities -> to be done -Acquisition memory -> to be done Cavity Loop FESA class: -HW not ready -> will be started in March

10 LLRF Controls – Tuner Loop lab test J.Noirjean /24.01.2013 10 Lab test set-up allows emulating the tuning mechanism The FESA-MCI communication must be transported onto PLC RFQ controller (J.Marques) Developped by: J.Noirjean/L.Arnaudon/ F.Dubouchet

11 LLRF Control – Expert user application J.Noirjean /24.01.2013 11 A.Rey / Solutions studied: -Synoptic editor( LEIR LLRF control style) -Inspector LHC LabView expert application Possible Linac4 expert application Disadvantages of LabView: -Incompatible with Linux(operation computer are mainly Linux machines) -At every new version of Windows or LabView the GUI must be redone -The maintenance/Support/ Debugging is laborious

12 Summary Electronics HW developpments - All the hardware finished excepted for the Cavity Loop and the chopper modules (designs will be started in March 2013) - All the components are in stock for series production FESA classes - Automated design tool operational (Cheburaschka) - Custom functionalities needed for each module Expert user application - Developpment started Prototypes status - Ready for tuner test on RFQ J.Noirjean /24.01.2013 12

13 Thank you for your attention J.Noirjean /24.01.2013 13


Download ppt "LINAC 4 – LLRF ELECTRONICS UPDATE BCC-42 A.K. Bhattacharyya, A. Butterworth, F. Dubouchet, J. Molendijk, T. Mastoridis, J. Noirjean(reporter), D. Stellfeld,"

Similar presentations


Ads by Google